



The end of CMOS scaling – when?

M. Brillouët



Ireland Summer School for Nanotechnology 2011 – Dublin – Aug. 28 to 30, 2011



Outline

How can the new materials and device architectures help?

What are the key challenges, e.g. manufacturability, or affordability?

What are the constraints, patterning, materials, or simply the physics?

- Basics in CMOS scaling
- What fuels the scaling?
 - Higher integration density
 - Material engineering
 - Device architectures
- What could stall the scaling?
 - Lithography / affordability
 - Material engineering
 - Physical limits
- Conclusion

Basics in CMOS scaling



What Gordon Moore actually said?



G. Moore - 1975

Higher integration density

nologies were first investigated in the late 1950's. The object was to miniaturize electronics equipment to include increasingly complex electronic functions in limited space with minimum weight. Several approaches evolved, including



More at lower cost

Digital revolution

Integration will not change linear systems as radically as digital systems. Still, a considerable degree of integration


no reference to performance increase

G. Moore Electronics Vol.38 (8) April 19, 1965


The happy scaling



R. Dennard © IEEE



dimensions t _{ox} , L, W	1/a
doping	a
voltage	1/a
integration density	a ²
delay	1/a
power dissipation/Tr	1/a ²




The happy scaling




R. Dennard © IEEE

dimensions t_{ox} , L, W	$1/\alpha$
doping	α
voltage	$1/\alpha$
integration density	α^2
delay	$1/\alpha$
power dissipation/Tr	$1/\alpha^2$



Diverging priorities

Heisenberg size 'limit'



Heisenberg τ 'limit'

after Zhyrnov

Logic scaling

Device view




power \longleftrightarrow performance

Product view



from G. Moore Electronics Vol.38 (1965)



after K. Schriener VLSI-TSA Short Course 2011

Power – performance trade-off

Active power


$$P_{dyn} = \alpha \cdot f \cdot C \cdot V_d^2$$
$$\propto V_d^3 \text{ for } f \propto V_d$$

Performance

$$f = \frac{1}{T} \approx \frac{(V_d - V_t)^\alpha}{V_d \cdot C}$$
$$\propto V_d \text{ for } V_d > V_t$$

Standby power

$$P_{stat} = I_{leak} \cdot V_d$$
$$\propto V_d^k, k = 4 \dots 6$$




Variability & reliability

$$\sigma = syst. + random$$

$$V_d(t) = V_{d,nom} - \Delta V_{d,IRdrop}$$

after K. Schriener VLSI-TSA Short Course 2011

Equivalent scaling for logic devices




Memory drivers

Memory cell = multiple stable and noise-immune states
which can be externally switched and measured

Drivers

#1. Integration density → { Aggressive dimension scaling
Move into the 3rd dimension


#2. Power consumption (read, write, store)




#3. Correction of defective storage

The segmented memory universe


Dense → **DRAM**
Scalable
Non volatile → **NAND, NOR**
Fast → **SRAM**
Low power
Reliable
Cheap



25nm 2Gb DDR3 DRAM



26nm 64Gb MLC NAND




256Mb SRAM

The quest for the “universal” memory


Dense
Scalable
Non volatile
Fast
Low power
Reliable

Q ↓
flash

FeRAM



K. Fukuda et al.
ISSCC 2011 #11.1




CH. Hung et al. VLSI 2011 #4B-1

Fueling the scaling trend

Higher integration density

Lithography as an enabler


Lithography: forget classical limits




Rayleigh's criterion

$$R = 1.22 \cdot \frac{\lambda}{NA}$$

Work on
mask
illumination
resist
etc.



Lithography: the key enabler




Resolution Enhancement Techniques

$$R = k_1 \cdot \frac{\lambda}{NA}$$

$\downarrow \lambda$ (193nm → ~~157nm~~ → EUV)

high NA optics

$$DOF = k_2 \cdot \frac{\lambda}{(NA)^2}$$



Material engineering

High k – metal gate






SESSION 14

1998

2008

Device Interconnect Technology –
High K Gate Dielectrics/Metal Gate

Tuesday, December 8, 9:00 a.m.
Imperial Room



+ O control


metal cap/doping for ϕ_m control

SiO_x interfacial layer


III-V

Material	Si	Ge	GaAs	InGaAs	InAs
μ_e ($\text{cm}^2\text{V}^{-1}\text{s}^{-1}$)	1350	3600	8000	11200	30000
μ_h ($\text{cm}^2\text{V}^{-1}\text{s}^{-1}$)	480	1800	300	300	450

from A. Lubow et al. APL 96 122105 (2010)




from T. Skotnicki IEDM Short Course 2010



from G. Doornbos et al. IEEE EDL 31 1110 (2010)


Device architectures

Ultimately scaled CMOS: no limit?




...and new architectures have their own scaling paths down to 10nm

FDSOI




from K. Cheng et al. VLSI 2011 #7.1


FinFET



22nm CMOS



from L. Clavelier et al. IEDM 2010 #2.6




from JB Chang et al. VLSI 2011 #2A-1

Can the scaling stall?

Lithography

Lithography: a 2005 vision



disruptive technologies?


from



Strategic Research Agenda




Lithography: present perspective



NGL: “ α -tools” and β -tools” exist, but...




EUV



source power?
mask infrastructure?
resist?
...





leti




maturity?
throughput?
resist?
...

from H. Mailing Semicon West 2010 & IMEC, EUV Symposium '09

Slow progress in EUV source power



What next step?



from P. Batude et al. VLSI 2011 #9A-1

if no shrink through litho ...?

3D

but...

- sequential process ↔ cost
- ...

bigger wafer size

but...

- feasibility on 1+nm CMOS?
- insertion node?
- who will pay?
- ...


?




© Dennis Publishing Limited

Bigger wafer size: is that affordable?

Semiconductor Equipment Industry Spending to Develop New Wafer Size Platforms




The other side of “*Moore’s Law*”



after IHS iSuppli & S. Tedesco LithoVision 2011

Material engineering




III-V potential technology issues @<10nm



III-V: device physics

$L = 22\text{nm}$
 $V_{dd} = 1\text{V}$
 $I_{off} = 10\text{nA}/\mu\text{m}$

I_O
 dark sr



from T. Skotnicki et al. VLSI 2010 153 & IEDM Short Course 2010

III-V: ...as an interim conclusion...

1110


IEEE ELECTRON DEVICE LETTERS, VOL. 31, NO. 10, OCTOBER 2010

Benchmarking of III-V n-MOSFET Maturity and Feasibility for Future CMOS


Gerben Doornbos and Matthias Passlack, *Fellow, IEEE*

vices. However, benchmarking those within the realm of III-V and against Si CMOS has been inconsistent and fragmented. This is even more surprising given that the potential insertion of III-V channels in a CMOS has remained controversial and any feasibility study is inconclusive at best without widely accepted standard metrics. In mature Si CMOS, the technolo-

Binary InAs PHEMTs show the highest figure of merit ($Q = 27 \mu\text{S}/\mu\text{m} \cdot \text{dec}/\text{mV}$; the same unit for Q will be used throughout this letter), followed by Si MOSFETs ($Q = 20$) and ternary InGaAs PHEMTs ($Q = 14$). InGaAs MOSFETs appear rather immature ($Q = 0.65$). One important observation



Interconnection: any breakthrough?





$$\tau \approx R \cdot C$$

Cu


ideally $\rho = 4 \rightarrow 2 \mu\Omega.cm$

low k material

ideally $k=4 \rightarrow 1$



keep $\rho \leq 3 \mu\Omega.cm$ while scaling



asymptotical trend
 $k_{eff} \approx 2.2$

Incubation time for new technologies

- Strained Silicon
 - 1992->2003
- HCKMG
 - 1996->2007
- Raised S/D
 - 1993->2009
- EUV
 - 1996->2010

10-20 Years

Physical limits

Physical limits?



“I am not convinced that there is any such thing as an
“ultimate” limit.

In fact, finding ways to surmount those obstacles
that, at the present, seem to be the limits
is what technology is all about”

R.W. Keyes, IEEE Spectrum, vol. 6, pp.36-45 (1969)

Conclusion

A 1975 IC Technology Roadmap

	1977	1979	1981	1983	1985
TECHNOLOGY:	NMOS		CMOS		non-Si
MATERIAL:		Silicon			GaAs
LITHOGRAPHY:		Optical		E-Beam / X-Ray	
MIN. FEATURE:	4µm	3µm	2µm	1.5µm	1µm

***What makes us think that we can forecast more than
~5 years of future IC technology any better today ?!!***

from R. Doering 8th Annual High Perf Embedded Computing Workshop Sept.28, 2004.

When the roadmap will end?

- 5) Maximum Packing Density and Minimum Size of Semiconductor Devices—*J. T. Wallmark and S. M. Marcus, Radio Corporation of America, Sommerville, N. J.*


The absolute upper limit to packing density and the absolute minimum size of semiconductor devices, integrated or non-integrated, is investigated. It is found that there are definite limitations

of today. Therefore as far as the devices themselves are concerned the end of the road to smaller size has already been reached. A comparison of various components, and various forms of these components is given.


from T. Wallmark et al. IEEE ED 9 111 (1962)

1962!

from G. Moore ISSCC 2003



Exponential growth...for some time



leti

LABORATOIRE D'ÉLECTRONIQUE
ET DE TECHNOLOGIES
DE L'INFORMATION

CEA-Leti
MINATEC Campus, 17 rue des Martyrs
38054 GRENOBLE Cedex 9
Tel. +33 4 38 78 36 25

www.leti.fr



Thank you for your attention

