

# CMOS Nanoelectronics perspectives through scaling, new materials, devices architectures, heterogeneous co-integration

S.Deleonibus,  
CEA-LETI, MINATEC Campus,  
17 rue des Martyrs , 38054 Grenoble Cedex 09 France.

*Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: [sdeleonibus@cea.fr](mailto:sdeleonibus@cea.fr)*

**Ireland Summer School of Nanotechnology**  
*Kildare, Ireland, August 28-30, 2011*

- **Introduction**
- **Nanoelectronics scaling with thin films devices, new materials and new devices architectures. Exploitation of 3rd dimension.**
- **Co-integration of More Moore and More than Moore.**  
**New progress laws.**
- **Conclusion**

# Ecological Footprint of ICTs

reported by Intergovernmental Panel Climate Change(IPCC) *Source: TU Dresden*



- **Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure**
  - which causes about 2 % of the world-wide CO2 emissions
  - comparable to the world-wide CO2 emissions by airplanes or ¼ of the world-wide CO2 emissions by cars
- **ICT: 10% of electrical energy in industrialized nations**
  - 900 Bill.. kWh / year = Central and South Americas
- **The transmitted data volume increases approximately by a factor of 10 every 5 years**


**For ICTs, keep in mind (ITRS LSTP, LOP GP, HP):  $P = P_{stat} + P_{dyn}$        $P_{stat} = V_{dd} \times I_{off}$  and  $P_{dyn} = C V_{dd}^2 f$**

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

# Scaling: a success story...thanks to innovation

## Progress law for microelectronics

Moore's law: 2X devices/year



Electronic Device Architectures for the Nano-CMOS Era  
 From Ultimate CMOS Scaling to Beyond CMOS Devices  
 Editor: S.Deleonibus, Pan Stanford Publishing, Oct 2008

© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Introduction of HiK and metal gate allows continued scaling and relaxes SiO2 gate leakage current related issues - I<sub>g</sub> added to SCE, DIBL, subthreshold leakage (LETI IEDM 2002, Intel IEDM 2005)

- Statistical dopant variability

- number of dopants in the active area decreases with scaling
- random distribution of channel dopants

Poisson's law. Standard deviation:

$$\sigma_{doping} = \left( \frac{N}{Volume} \right)^{1/2}$$




Statistical fluctuations of threshold voltage: 150 mV decay for VT=200mV( Lg=25nm) !!

Major interest for Low Doped channels

# 300mm wafers


## 6T SRAM



$0.248 \mu\text{m}^2$  SNM (1.2V)=140mV


$0.179 \mu\text{m}^2$  SNM (1.2V)=230mV

VDD=1V Ioff=6pA/ $\mu\text{m}$



Range =  $\pm 4 \text{ \AA}$ !

XUT $\pm 5 \text{ \AA}$  - SOI thickness deviation



SOI Thickness  
+ Max  
● Mean  
■ Min





LETI, ST Micro: C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010 et al., IEDM2007

V.Barral

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

## Delay vs. Power x Delay 22% improvement/bulk (20nm)

## Reachable Scaling rules (TSi, TBOx)





**LETI, SOITEC, STMicro :**  
*O.Faynot et al., IEDM 2010, invited talk*  
*L.Clavelier et al., IEDM 2010, invited talk*  
*F.Andrieu et al., VLSI 2010 Honolulu*  
*L.Hutin et al., IEDM 2010*  
*P.Nguyen et al., VLSI Tech 2011*

### Multi VT tuning :

- BOx+ back bias ;
- Gate stack engineering;
- BOx engineering( ch.injection)
- Dual strained channels(40% improv.  $\tau_p$ )

# Record-high $V_T$ matching performance

## FDSOI Undoped channels vs. FinFET



LETI: O. Weber et al., IEDM 2008




( $\sigma_{V_t} = \sigma_{\Delta V_t} / \sqrt{2}$  to compare measurements on pairs  
 and on arrays of transistors in the literature)

$$\sigma_{V_t} = \frac{A_{V_t}}{\sqrt{WL}}$$


Best trade-off between  $V_T$  variations and gate length scaling  
 compared to bulk MOSFETs and FinFETs




Bulk or thick SOI





Jahan et al.  
VLSI2005



ThinSOI





Barral et al.  
IEDM2007  
Andrieu et al.  
VLSI2006




Planar

Double-gate  
Planar or Finfet




Vinet et al.  
EDL 2005




Thin Films Devices

Relaxing optimization  
scaling rule  
by architecture



Trigate/  
nanowire



Bernard et al.  
VLSI 2008


Dupré et al.  
IEDM 2008

Ernst et al.  
IEDM 2008

# Stacked Multichannels and MultiNanowires



## « Top-Down » approach

Co-processed architectures with HfO<sub>2</sub> TiN Poly Si gate stack



## LETI top down approach for Low Power and High performance

- CV/I outperforms Planar in loaded environment
- Gate separation possible
- Transport properties in small nanowires
- Flexibility to tune channel conductance wrt FinFET
- Pervasion into microsystems (More than Moore)



LETI: Dupré et al. IEDM 2008, San Francisco(CA)





Ernst et al., Invited talk IEDM 2008, San Francisco(CA)

Bernard et al, VLSI Symposium 2008 Honolulu

K.Tachi et al., IEDM 2010, San Francisco

# Dual Schottky MOSFET (Dopant Segregated S/D)

Reduce series resistance to channel



Still Dopant Segregation necessary:  
Junctionless FET (JP Colinge)?


Process simplicity vs. RDF, VT adjust

# Low « subthreshold » slope characteristics

## Band To Band Tunneling

S=42mV/dec SOI & improved ION w GeOI

F.Mayer et al, IEDM 2008



Tunnel Field Effect Transistor

ION independent of LG

Smaller S (< 60mV/dec) => depends on VG

Smaller IOFF

But smaller ION also

$$T_{tunneling}^{WKB} \approx \exp\left(-\frac{4\Lambda\sqrt{2m^*}E_g^{3/2}}{3|e|\hbar(\Delta\Phi + E_g)}\right)$$

$$S \approx \frac{V_{GD}^2 \cdot \ln(10)}{\alpha_k \cdot V_{GD} + Cst}$$

## Impact Ionization

S=3mV/dec SOI

F.Mayer et al, ESSDERC 2006

Impact Ionization MOS

Eg lower limit

Role of Effective mass

High Electric field needed

=> Reliability issues

$$\text{Rate: } G_{impact} = \alpha_n \cdot |J_n| + \alpha_p \cdot |Jp|$$

$$\alpha_{n,p} = \alpha_{\infty n,p} \exp\left(-\left(\frac{\beta_{n,p}}{E}\right)^\gamma\right)$$

$$\epsilon_{i,n} = E_g \cdot \left(1 + \frac{m_e^*}{m_h^* + m_e^*}\right) \quad \epsilon_{i,p} = E_g \cdot \left(1 + \frac{m_h^*}{m_h^* + m_e^*}\right)$$




$$\text{If } m_h^* = m_e^* : \quad \epsilon_i \approx \frac{3}{2} \cdot E_g$$

Opportunities for low bandgap materials co-integrated with CMOS on Si: strain, hybrid orientations, other materials: Ge, InGaAs, Carbon based (CNT, Graphene),...

# Tunnel FET Operation principle


## N & P operation modes

- A single TFET device can operate either in n or p channel mode
  - N mode :  $V_{SD} > 0$  &  $V_{GD} > 0$
  - P mode:  $V_{DS} < 0$  &  $V_{GS} < 0$





## Experimental demonstration of Tunnel FET operations:

*P mode* *N mode*



SOI TFET  
w. LDDn



•P mode:  $V_{DS} < 0$  &  $V_{GS} < 0$

•N mode:  $V_{SD} > 0$  &  $V_{GD} > 0$

*F.Mayer et al., IEDM 2008,*  
*C.LeRoyer et al., ULIS 2009*

$L=100\text{nm}; T=300\text{K}$

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

# Engineered TFETs: Low band gap

- SGOI & GeOI TFETs

- n & p  $I_{ON}$  comparison


- extracted n & p ON currents at  $V_D = \pm 0.8V$ ,  $V_G - V_{BTBT} = \pm 2V$
- at  $L = 400nm$

- **Large  $I_{ON}$  increase**  
**x 335-2700 !**

Increase of Tunnel current with %Ge ↗

- But

- $I_{ON}$  still below  $10\mu A/\mu m$
- GeOI:  $I_{OFF}$  is an issue



LETI: F. Mayer et al. IEDM 2008

See also:


T. Krishnamohan et al. IEDM 2008, pp.947-949 (Stanford)

A. Verhulst et al. JAP, Vol. 104, pp. 064514-1/10 (2008) (IMEC)

K. Bhuwalka, *et al.*, JJAP Vol. 45, no 4B, (2006) [U. der Bundeswehr Munich]


# TFET for Ultra Low Power outperforms CMOS

## Offset/drain reduces $I_{off}$ (ambipolar current)



LETI: Mayer et al, IEDM 2008



Intel: U.E. Avci et al, VLSI Tech Symp 2011



## Multigate improves Ion

EPFL: K. Boucart & A. M. Ionescu, ESSDERC 2006

TUM: M. Schlosser et al. IEEE TED, Jan. 2009



Toute reproduit  
All rights reserved

Vés.  
CEA  
CEA



# Opportunities for other materials on Silicon

*Electronic Device Architectures for the Nano-CMOS Era*  
From Ultimate CMOS Scaling to Beyond CMOS Devices  
Editor: S.Deleonibus, Pan Stanford Publishing, July 2008

Material	$\mu_n$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	$\mu_p$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	$\sigma_{th}$ (W/m/K)	Rel. K	$E_g$ (eV)	$v_{sat}$ ( $10^7\text{cm/s}$ )	$ni(\text{cm}^{-3})$ ( $m_e^* m_h^* / m^2 T^{3/2}$ $\exp(-E_g/2kT)$ )
Si Well established high quality material (>40yrs experience) Oxidizable !	1400	500	141	11.9	1.12	0,86	$2 \times 10^{10}$
Ge Silicon compatible Available in all fabs GaAs lattice constant matching	3900	1900	59.9	16	0.66	0,60	$2 \times 10^{13}$
GaAs Opto/Power RF applications Ge compatible HP N channel	8500	400	55	12.9	1.42	0.72	$2.1 \times 10^6$
InGa <sub>0.47</sub> As <sub>0.53</sub> HP N channel	12 000	300	5	13.9	0.74	0.6	$6 \times 10^{11}$
InSb Highest $\mu_n$ but Worst $\mu_n/\mu_p$ !! Poor short channel effect immunity	77000	850	1.8	16.9	0.17	5.0 @77K	$2 \times 10^{16}$
C-Diamond sp3 Passive layer combine w BOx (thermal shunt) Highest $\sigma_{th}$	2200	1800	2000	5.7	5.47	2,7	$10^{-27}$
Graphene (CNT) sp2 Most compact logic, Interconnect	$10^4-10^5$	$10^4-10^5$	1000	5.7	Semi-metal	4	$1 \times 10^{12} \text{cm}^{-2}$ ( $1 \times 10^{15}$ )


BTBT  
TFET/vW

Poor short channel effect immunity


High short channel effect immunity

# 3D sequential process

## Co-Integrating Heterogeneous orientation or materials



- cold end process(bonding) Improved Ig
- Opportunities for other SC(Ge,III-V, C, ...)
- improved layout (40% area SRAM cell)
- 4T SRAM
- dynamically controlled VT:  
*improved RNM and SNM*




*P.Batude et al., Best student Paper Award, IEDM 2009*

*P.Batude et al, 2011 VLSI Tech Symp*

**First heterogeneous orientation in 3D Si sequential integration**  
**Enabled by use of wafer bonding by keeping low thermal budget**


# Sequential 3D: Potential and Demonstrated Applications

## High density logic applications




~ 1 node gain with same design rules for Front end levels

## Highly miniaturized CMOS imagers pixels



P. Coudrain et al, IEDM 08,

## Heterogeneous integration



□ Nanoelectronics & Photonics applications with Si-Ge Co-integration


□ SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al, VLSI09


□...

## 3D memories



□ SRAMs



□ FLASH



Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006



## Resistive switches

*Toshiba, Stanford Univ.: K.Abe et al, ICICDT 2008*

*proven in 2D with  
Magnetic Tunnel Junctions,  
FeRAM Tohoku Univ., Hitachi:  
S.Matsunaga et al., Appl.Phys. Express(2008);  
ROHM*


Logic + Stacked NVM:  
High bandwidth,  
Reduced Power consumption,...  
Reconfigurability  
ex: 32 nm node :  $> 1\text{TB/s per } 1\text{mm}^2$

More than Moore

Diversified Logic (association to Memory, Passives, Sensors,...)

Logic


More Moore




© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

# System On Wafer: Heterogeneous co-Integrated Systems



(Parallel 3D)



Wafer level packaged MEMS



80 μm diameter TSV imagers packaging



1 μm diameter High AR TSV stacked ICs

**Via belt technology**  
**MEMS + IC stack**  
**Ultra flat 3D**  
**Chip stacking (TSV)**  
**Active Silicon interposer**  
**wafer level**

**On Silicon**

account

## Commercial products

- image on board VGA camera,
- mixed nodes & modes,
- high density TSV

## Cross talks:

- delay, matching, -power dissipation (global temp. increase, hot spots, reliability, ...)


## Multiphysics

## New Progress Laws

- application specific

# « More, More than, Beyond Moore »

## Tomorrow's top added value markets



High growth with 'More than Moore' technologies:  
they require **expertise** in all technical domains and in-  
depth knowledge of the targeted markets **ITRS 2009**



# NEMS scaling laws: is it worth?

- resolution increases
- sensitivity decreases (SBR, SNR) => arrays, actuation, ...
- figures of merit pressure and vacuum quality dependent

$$\delta m = \frac{M_{eff}}{Q} \cdot 10^{-(DR/20)}$$

$$DR \propto \sqrt{\frac{\sum S_{noise}}{P_{act}}} = \frac{1}{SNR}$$

*ML Roukes et. al. APL (2005)*

Parameter	Scaling rule
mass	$k^3$
stiffness	$k$
resonant frequency	$k^{-1}$
mass responsivity	$k^{-4}$
energy consumption	$k^3$ [rough estimate]

$$M_{eff} \propto l \cdot w \cdot t$$

$$K_{eff} \propto w \cdot \frac{t^3}{l^3}$$

$$f_0 \propto \sqrt{\frac{K_{eff}}{M_{eff}}} \propto \frac{t}{l^2}$$



$$\mathfrak{R} = \frac{\partial f_0}{\partial M_{eff}} = -\frac{f_0}{2M_{eff}}$$

$$E_P \approx \frac{1}{2} K_{eff} \cdot x_{Max}^2$$

and  $x_{Max} \propto t$






# Nanowires & Arrays used for mass detection



Capacitive actuation & detection

Capacitive actuation & piezo-resistive detection with nanowires

$$\delta m \approx 0.5 \text{ zg} / \sqrt{\text{Hz}}$$



Thermo-elastic actuation & piezo-resistive detection.

NEMS array




- First 200 mm wafers with 3.5 millions NEMS
- Association Nanowire/Resonator ; Cantilever arrays

**CMOS compatible**


LETI: T.Ernst et al., IEDM 2008, Invited talk  
L. Duraffourg et. al, APL 92, 174106 (2008)  
E Mille et al, Nanotechnology, 165504, (2010)

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

# M&NEMS co integrated devices platform for 3D sensing



Area ÷4 vs SoA




 Nanobeams

## 3-axis accelerometer

$\Delta R/R < 5 \times 10^{-4}$  ( $\pm 1g$ )

Linearity  $< 0.3\%$  (0 and 200MPa)

$S < 1 \text{mm}^2$  (3 axis)



## 3-axis gyroscope

$F_0 \approx 20.3 \text{ kHz}$

$Q > 100.000$   $S = 0.8 \text{mm}^2 / \text{axis}$

P.Robert et al, 2009 IEEE Sensors

D.Ettelt et al, 2011 Transducers

## 3D magnetometer

Resol 20-80 nT/ $\sqrt{\text{Hz}}$

Lin 4.5 mT


$S = 0.25 \text{ mm}^2 / \text{axis}$

## microphone

pressure  
sensor

© CEA 2006. Tous droits réservés.  
de ce document est interdite sans l'autorisation écrite préalable du CEA  
n contained herein is prohibited without the prior written consent of CEA


# NEMS switches




“high” speed



rf



from AB. Kaul et al., *Nano Letters* 6(5) 942-947 (2006)




from D. Tsamados et al. *Solid-State Elec.* 52 1374 (2008)

bistable



memory



from Q.Li et al., *IEEE Nano* 6(2) 256-262 (2007)

high on/off low power logic

# Conclusion : Nanoelectronics CMOS from Devices to Systems Perspectives

- **Si CMOS: Nanoelectronics Base platform beyond ITRS**
- **Durable Low Power solutions:** energy, IST, health, environment, quality of life, ...
- **Low Power consumption: major challenge** (sub 1V VDD CMOS).  
=> Device/ system architecture optimization:  
Thin Films Gate All Around nanowires, steep slopes, layout, 3D  
=> Opportunities for new materials on Silicon  
(Ge, revised low BG III-V, Carbon,...) to co-integrate from LSTP to HP.
- **Heterogeneous 3D co-Integration on Si, Low Power:**  
Monolithic/Sequential 3rd dimension in device. New active materials and devices. Reconfigurability with NVM ; NV Logic  
System On Wafer: 2 to 3D heterogeneity functions & chips  
More than Moore: progress laws understanding/applications specific

# leti

LABORATOIRE D'ÉLECTRONIQUE  
ET DE TECHNOLOGIES  
DE L'INFORMATION


CEA- Leti  
MINATEC Campus, 17 rue des Martyrs  
38054 GRENOBLE Cedex 9  
Tel. +33 4 38 78 36 25

[www.leti.fr](http://www.leti.fr)



**Merci de votre attention**  
***Thank you for your attention***





## Electronic Device Architectures for the Nano-CMOS Era

*From Ultimate CMOS Scaling to Beyond CMOS Devices*

edited by **Simon Deleonibus** (CEA-LETI, France)

Cloth

July 2008

978-981-4241-28-1

- ★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation
- ★ Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects
- ★ Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits
- ★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FETs



**PAN STANFORD PUBLISHING**





[www.panstanford.com](http://www.panstanford.com)

Available at *Amazon.com* or  
any good bookstores.

# nTunnel FET – Electrodes engineering : pGe Source

compatible with Low Power CMOS (<500MHz)  
 $I_{on}/I_{off} > 10^6 @ L_g=5\mu m$ ;  $I_{on}/I_{off} > 10^4 @ L_g=0.25\mu m$

<b>LG</b>	<b>0.25-5<math>\mu m</math></b>
<b>W</b>	<b>0.25-0.35<math>\mu m</math></b>
<b>Tox</b>	<b>3nm</b>
<b>Tbox</b>	<b>200nm</b>
<b>TSi</b>	<b>70nm</b>
<b>TGe</b>	<b>21nm</b>
<b>Tsp</b>	<b>8nm</b>



*S.H.Kim, VLSI Tech. Symp., p178,2009*