

External Storage Design Schematics for Intel(R) 8134x I/O Processors

September 2006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, Dialogic, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, IPLink, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2006, Intel Corporation. All Rights Reserved.



Contents

1.0	Schematics Overview	7
2.0	8134x Top View	8
3.0	ATX Power Reset	9
4.0	Power Regulators Top View	10
5.0	DIP Switches	11
6.0	8134x Module Contents	12
7.0	8134x SDRAM	13
8.0	8134x STORAGE / PCI-EXPRESS	14
9.0	8134x PCI-X Bus	15
10.0	8134x Peripheral Bus/ Misc	16
11.0	8134x Power/ Filters	17
12.0	8134x Power	18
13.0	8134x Ground/ No Connects	19
14.0	Differential Oscillator 125 MHz	20
15.0	DDR DIMM Socket	21
16.0	VTT Generation and DIMM Power	22
17.0	PCI-EXPRESS Edge Connector	23
18.0	100 MHz Dual Differential Clock Generator	24
19.0	SAS Connector X4 External	25
20.0	SAS Connector X4 External - Vertical	26
21.0	SAS Connector X4 External - Vertical - No Caps	27
22.0	PCI-X Vertical (VR) Slot	28
23.0	J3D Strataflash - 16M	29
24.0	P30 Flash - 256M	30
25.0	GBE_82546GB_Module - 1	31
26.0	GBE_82546GB_Module - 2	32
27.0	GBE_82546GB_Module - 3	33
28.0	CPLD Hex Display, LCD	34
29.0	Buzzer	35
30.0	Compact Flash - Connector	36
31.0	PIC16F819 - Power Up Microcontroller	37
32.0	Real Time Clock	38
33.0	Fan Controller (Four)	39
34.0	Dual SGPIO/ HD LED MUX	40
35.0	RS232_DB9_MOD	41
36.0	JTAG_CONN_Module	42



37.0 PBI Auxiliary Connector	43
38.0 VREG +1P2V Linear (Not Populated)	44
39.0 VREG 1P8V Linear (Not Populated)	45
40.0 VREG 1P8V_5_BUCK	46
41.0 VREG 1P2V_5_BUCK	47



Revision History

Date	Revision	Description
September 2006	001	Initial release



This page intentionally left blank.



1.0 Schematics Overview

This manual provides the External Storage Design schematics for Intel(R) 8134x I/O Processors.


1.1 Product Descriptions

The products available from Intel in the 8134x family include:


- Intel® 81348 I/O Processor-based host bus adapter with 8-port SAS/SATA controller.
- Intel® 81341 I/O Processor-based host bus adapter with one processing core.
- Intel® 81342 I/O Processor-based host bus adapter with two processing cores.
- Intel® 413808 I/O Controller-based host bus adapter with 8-port SAS/SATA controller and 800 MHz SAS engine
- Intel® 413812 I/O Controller-based host bus adapter with 8-port SAS/SATA controller and 1200 MHz SAS engine

Note: The Intel® 81348 and Intel® 81341 and Intel® 81342 products are I/O Processors. The Intel® 413808 and Intel® 413812 products are I/O Controllers. In this manual for simplicity, we refer to all products as “processors”.

Contact your Intel Representative for more product information.




External Storage Design Schematics for Intel(R) 8134x I/O Processors
 Order number: 315366-001US
 8




External Storage Design Schematics for Intel(R) 8134x I/O Processors

Order number: 315366-001US



External Storage Design Schematics for Intel(R) 8134x I/O Processors


Order number: 315366-001US



SWITCH SETTINGS



10 POSITION SWITCH

SWITCH #	ON	OFF
1	NOT CONNECTED	NOT CONNECTED
2	PCI CONFIGURATION ENABLED	PCI CONFIGURATION DISABLED (RETRY)
3	HOLD CPU X0 IN RESET	X0 CPU ACTIVE AFTER RESET
4	HOLD CPU X1 IN RESET	X1 CPU ACTIVE AFTER RESET
5	533 MHZ DDRII SDRAM INTERFACE	400 MHZ DDRII SDRAM INTERFACE
6	6 ON, 7 ON, 8 ON = ATU: 8 PORTS, TPM: 0 PORTS	6 OFF, 7 ON, 8 ON = ATU: 4 PORTS, TPM: 4 PORTS
7	6 ON, 7 ON, 8 OFF = ATU: 7 PORTS, TPM: 1 PORT	6 OFF, 7 OFF, 8 OFF = ATU: 0 PORTS, TPM: 8 PORTS
8	6 ON, 7 OFF, 8 ON = ATU: 6 PORTS, TPM: 2 PORTS	ALL OTHER DEVICE FUNCTION SELECT CONFIGS RESERVED
9	FIRMWARE TIMER DISABLED	FIRMWARE TIMER ENABLED
10	RESERVED	DEFAULT



3 POSITION SWITCH - PCI MODE

SWITCH #	1	2	3	MODE
1	ANY	ON	ON	MAXIMUM PCI BUS SPEED
2	ANY	ON	OFF	PCI 33 MHZ MODE
3	ON	OFF	ANY	PCI-X 66MHZ MODE
4	OFF	ANY	ANY	PCI-X 66MHZ MODE
5	OFF	ANY	ANY	100/133MHZ MODE



SHEET

DIP SWITCHES

MODIFIED

Tue Jul 11 07:53:51 2006

BOARD REV

Beta 2

DRAWING REV


291

8134x MODULE

- 2 - SDRAM
- 3 - STORAGE/PCI-EXPRESS
- 4 - PCI-X BUS
- 5 - PERIPHERAL BUS/MISC
- 6 - POWER/FILTERS
- 7 - POWER
- 8 - GROUND/NO CONNECTS

REVISIONS

- 0.3 - SEP 18: PINOUT CHANGES INCORPORATED
- 0.4 - SEP 28: PORT NAME CHANGES, CORRECT DDR CLOCK SWAPPING
- 0.5 - SEP 29: RELEASE FOR CHECK
- 0.51- OCT 01: PCI_REQ64 -> PCI_REQ64_N
- 0.52- OCT 05: MOST OF THE BLOCK REVIEW FEEDBACK INC.
- 0.53- OCT 12: FIX_REQ0 AND_GNT0 DIRECTIONS
- 0.54 OCT 12: RESIZED MODULE SYMBOL
- 0.55 OCT 19: REMOVED SOME DECOUPLING, CHANGED SOME TO 0603
- 0.56 OCT 28: CHANGED DDR_MCAL1 SIZE TO 0402
- 0.57 OCT 29: ADDED PULLUPS ON SMB SIGNALS AND WARM_RST_N
- 0.58 NOV 1: ADJUSTED DECOUPLING TO NEW RECOMMENDATIONS
- 0.59 NOV 10: ADDED_SL_TEST<31_0>
- 0.60 DEC 9: CHANGED 4.7NH IND TO -024
- 0.70 DEC 14: ADDED PCI_CLKOUT_R AND PCI_CLKIN
MOVED P_RST_N PIN, FIXED TABLE OF CONTENTS
- 0.71 JAN 7: ADDED 5PF CAP TO PCI_CLKIN
GROUNDED VSSPLL0 AND VSSPLL1
CHANGED PIN AN8 TO PUR1
- 0.72 FEB 28: CHANGED I2C PULLUPS TO 33K
- 0.73 MAR 08: ECOS: RENAMED VECTORED NETS TO HAVE VECTOR LAST
RENAMED PLL_VCC13P3_L_X NET TO PLL_VCC3P3_L_X
CHANGED 14 DECOUPLING CAPS TO EMPTY (NOT POPULATED)
- 0.74 APR 11: RENAMED S_CLK_N/P TO S_CLK0_N/P, SWAPPED ASSIGNMENTS OF PINS
H15 WITH H20(S_CLK0_N WITH VSS) AND H16 WITH H21 (S_CLK0_P WITH VSS)
- 0.75 OCT 14: UPGRADED IOP TO A1 IPN
- 0.76 DEC 23: DEPOPULATED P_CLKIN CAP
ADDED PULL-DOWN RESISTOR OPTION TO PUR1 PIN
- 0.80 FEB 10: MODIFIED SL PART FOR 800MHZ B0 VERSION




SHEET

8134x MODULE CONTENTS

MODIFIED
Fri Feb 10 08:54:38 2006

BOARD REV
Beta 2

DRAWING REV
291




SHEET


8134x SDRAM



MODIFIED
Fri Feb 10 08:52:07 2006


BOARD REV
Beta 2

DRAWING REV
291










PLACE ON BOTTOM SIDE
CAN BE UNINSTALLED FOR FINAL DESIGN

VCCIP2X REQUIRES AT LEAST 40UF CAPCITANCE, < 150MH ESL, <1MOHM ESR.

8134x		8134x POWER		MODIFIED Fri Feb 10 08:52:10 2006		BOARD REV Bela 2		DRAWING REV 291	
8	7	6	5	4	3	2	1		



SHEET

8134x GROUND / NO CONNECTS

MODIFIED


Fri Feb 10 08:52:10 2006


BOARD REV

Beta 2


DRAWING REV

291






External Storage Design Schematics for Intel(R) 8134x I/O Processors
 Order number: 315366-001US
 21



MODULE REVISIONS:
 0.50: INITIAL RELEASE BASED ON PCI_EXP_X8_EDGE_MOD REV 0.53



ROUTING GUIDELINES

REFERENCE PLANE: ROUTING OVER UNBROKEN GROUND PLANE IS PREFERRED. IF UNBROKEN GROUND PLANE IS NOT AVAILABLE ROUTE OVER UNBROKEN VOLTAGE PLANE.

CHARACTERISTIC TRACE IMPEDANCE: SINGLE-ENDED: 50 OHMS +/- 15%
 DIFFERENTIAL: 85 OHMS NOMINAL +/-15%
 MICROSTRIP TRACE WIDTH 5 MILS (REFER TO TABLE NOTE)

MICROSTRIP TRACE SPACING: BETWEEN + (P) AND - (N) OF PAIR: 7 MILS EDGE TO EDGE
 BETWEEN OTHER SIGNALS: > 25 MILS EDGE TO EDGE
 TRANSMIT AND RECEIVE PAIRS SHOULD BE INTERLEAVED. IF INTERLEAVING NOT POSSIBLE, THEN THE SPACING BETWEEN PAIRS (INTER PAIR) SHOULD BE INCREASED TO > 45 MILS (EDGE TO EDGE). EDGE TO EDGE OF INTER PAIR IS DEFINED AS EDGE OF POSITIVE OF ONE PAIR TO EDGE OF NEGATIVE OF THE NEXT PAIR OR VICE VERSA

STRIPLINE TRACE WIDTH 4 MILS

STRIPLINE TRACE SPACING: BETWEEN + (P) AND - (N) OF PAIR: 6 MILS EDGE TO EDGE
 BETWEEN OTHER PAIRS: > 26 MILS EDGE TO EDGE
 TRANSMIT AND RECEIVE PAIRS SHOULD BE INTERLEAVED. IF INTERLEAVING NOT POSSIBLE, THEN INTER PAIR SPACING SHOULD BE INCREASED TO 46 MILS (EDGE TO EDGE). EDGE TO EDGE OF INTER PAIR IS DEFINED AS EDGE OF POSITIVE OF ONE PAIR TO EDGE OF NEGATIVE OF THE NEXT PAIR OR VICE VERSA

GROUP SPACING SPACING FROM OTHER GROUPS: > 20 MILS MINIMUM FROM EDGE TO EDGE FOR MICROSTRIP OR STRIPLINE


AC COUPLING AC COUPLING CAPACITORS MUST BE LOCATED AT THE TRANSMITTER. REQUIRED VALUES OF 75 NF TO 200 NF.

TRACE LENGTH - (TRANSMITTER/RECEIVER) DEVICE SIGNAL PIN TO AC COUPLING CAPACITOR 0.25I MIN. - 11.0I MAX


TRACE LENGTH - (TRANSMITTER/RECEIVER) FROM AC COUPLING CAPACITOR TO PCI EXPRESS CONNECTOR PIN 1.0I MIN. - 13.85I MAX

LENGTH MATCHING REQUIREMENTS: TOTAL ALLOWABLE BETWEEN PAIR (LENGTH SKEW BETWEEN + AND - SIGNALS OF THE PAIR) LENGTH MISMATCH ON A SYSTEM BOARD MUST NOT EXCEED 10 MILS.
 LENGTH SHOULD BE MATCHED ON A SEGMENT BY SEGMENT BASIS.
 EACH ROUTING SEGMENT TO BE MATCHED AS CLOSE AS POSSIBLE.
 TOTAL SKEW ACROSS ALL LANES MUST BE LESS THAN 20 NS.

NUMBER OF VIAS 4 MAX




REVISIONS
 0.5: INITIAL RELEASE
 0.6: FIXED BIT TAP SEQUENCING - BM



LAYOUT NOTES:
 PLACE AC COUPLING CAPS NEAR EITHER
 SOURCE OR DESTINATION.

SAS LANES SWAPPED TO MINIMIZE VIAS.



A VERTICAL SAS CONNECTOR IS INTENDED TO BE USED WITH THIS MODULE
 MOLEX 87959-0001
 CURRENTLY THIS PART HAS A LONG LEAD TIME SO THIS PART HAS BEEN REPLACED WITH AMPHENOL G38A11214A

LAYOUT NOTE:
 PLACE AC COUPLING CAPS NEAR EITHER SOURCE OR DESTINATION


SAS SIGNALS FROM 8134x IO PROCESSOR TO X4 INTERNAL SAS CONNECTOR SWAPPED TO MINIMIZE VIAS. 8134x BO WILL ENABLE REORDERING SGPIO TRANSMIT ORDER TO MATCH LANE SWAPS ON BOARD.

SAS LANE CONNECTIONS

8134x	X4 INTERNAL SAS CONNECTOR
LANE 0	LANE 2
LANE 1	LANE 1
LANE 2	LANE 3
LANE 3	LANE 0

- REVISIONS
- 0.5: INITIAL RELEASE
 - 0.6: SWAPPED SAS LANES TO IMPROVE ROUTING.
 - 0.7: CHANGED OUT CONN FOR A VERTICAL ONE (HM)
 - 0.71: TEMPORARY PART CHNGE DUE TO AVAILABILITY (HM)
 - 0.72: CORRECTED CONNECTOR ORIENTATION AND PIN CONNECTIONS (RP)
 - 0.8: PART CHANGE: CONNECTOR NOW VERTICAL


REVISIONS
 0.5: INITIAL RELEASE
 0.6: HARD CODED REFDES FOR NO STUFF
 0.7: PART CHANGED TO VERTICAL CONN




SAS SIGNALS FROM 8134x IO PROCESSOR TO X4 INTERNAL SAS CONNECTOR SWAPPED TO MINIMIZE VAS. 8134x B0 WILL ENABLE REORDERING SGPIO TRANSMIT ORDER TO MATCH LANE SWAPS ON BOARD.

SAS LANE CONNECTIONS

8134x	X4 INTERNAL SAS CONNECTOR
LANE 0	LANE 2
LANE 1	LANE 1
LANE 2	LANE 3
LANE 3	LANE 0






DECOUPLING CAPACITORS
PLACE AS CLOSE AS POSSIBLE
TO DEVICE CONNECTIONS
SEE 8.2 OF FLASH DATASHEET


- NOTES
- 1) ADDRESS 24 IS NOT VALID FOR THIS DENSITY
 - 2) 3.3K PULL-UP REQUESTED BY FPG ON VPEN

- REVISION LIST
- | | | |
|-----|---------------------------------|---------|
| 0.5 | INITIAL RELEASE | 1/31/06 |
| 0.6 | ADDED ADDITIONAL DECOUPLING CAP | |



- NOTES
- 1) VPP & VCC CAN BE TIED TOGETHER TO 1.8V PER CH 2.0 IN THE P30 DATASHEET
 - 2) OUR PBI BUS IS ASYNCHRONOUS, THEREFORE ADV# IS TIED TO GROUND TO ALLOW ADDRESSES TO FLOW THROUGH. CLK IS ALSO TIED TO VSS.
 - 3) BECAUSE THIS IS A 16-BIT DEVICE, A0 SHOULD BE SKIPPED FROM THE IOP'S PROSPECTIVE
 - 4) WP# IS TIED TO 3.3V TO ALLOW CHANGE OF FLASH CONTENT
 - 5) IF WAIT IS UNUSED, IT CAN BE LEFT OPEN
 - 6) PBI A0 SHOULD NOT BE CONNECTED TO FLASH. A25 OF FLASH IS NOT VALID IN THIS DENSITY

REVISION LIST
 0.5 INITIAL RELEASE 9/27/05
 0.6 SENT DESIGN FOR REVIEW TO FPG - FIXED ISSUES
 0.7 A1-A24 CORRECTED





REVISION HISTORY


REVISION	HISTORY
0.5	INITIAL RELEASE
0.51	SPLIT POWER PLANE
0.6	BOM CONSOLIDATION
0.7	LOCK_N PULL-UP
0.8	REMOVED 'OPTIONS' FOR PWR INPUTS
0.81	RES_VAL VISIBLE

NOTES:

- +1.5V AND +2.5V CAN BE TAPPED EITHER FROM THE OUTSIDE SOURCE OR CAN BE GENERATED USING INTERNAL POWER TRANSISTORS.
- PER 82546GB DATASHEET, VIO NEEDS AN EXTERNAL 100K RES BETWEEN VIO & VCC
- FOR LAYOUT NOTES ON CNTRL SEE PREVIOUS PAGE.









REVISION	LIST
0.01	INITIAL DRAFT 10/11/04

SHEET	BUZZER	MODIFIED	Mon Mar 20 09:38:25 2006	BOARD REV	Beta 2	DRAWING REV	2.91
-------	--------	----------	--------------------------	-----------	--------	-------------	------




- NOTES**
- DESIGN SUPPORTS PC MEMORY MODE ONLY CARD. IN THIS MODE CSEL_N SHOULD BE TIED TO GROUND SINCE IT IS IGNORED. SEE TABLE 4, NOTE 5 IN CF & CF+ SPEC REV 3.0
NO SUPPORT FOR HOT PLUG
NO TRUE IDE MODE SUPPORT
 - BVD1 AND BVD2 ARE ASSERTED HIGH SINCE THEY ARE NOT SUPPORTED IN THIS MODE. SEE TABLE 5 IN SPEC
 - CSEL_N IS NOT USED IN THIS MODE & IS GROUNDED BY HOST.
 - INPACK_N, IORD_N, & IOWR_N ARE NOT USED IN THIS MODE. DE'S DECISION TO TIE HIGH BASED OFF OLDER DESIGNS (WC).
 - ADDITIONAL PULLUPS NEEDED TO ENSURE DATA RELIABILITY. SEE 4.3.6 IN CF & CF+ SPEC REV 3.0

THESE HOST PULL-UPS ARE USED TO ENSURE DATA RELIABILITY. SEE NOTE 5



REVISION	HISTORY
REV 0.1	INITIAL RELEASE 4/05
REV 0.3	MODIFIED PORT NAMES 8/19
REV 0.4	COMBINED CE_N INTO A BUS 1/30/06



AS LONG AS ATX POWER SUPPLY IS PLUGGED IN, DESIGN SHOULD HAVE 5V_STBY APPLIED

BASIC ALGORITHM OF PIC TO TURN ON:
 PUSH BUTTON SWITCH OR EXTERNAL DEVICE PULLS WAKE_UP_N LOW. PIC THEN HOLDS SYS_RST_N LOW. ATX POWER SUPPLY IS TURNED ON DEPENDING ON ATX SPEC. DELAY CAN BE IMPLEMENTED HERE RESET IS RELEASED

TO TURN OFF:
 PIC ASSERTS INTERRUPT TO IOP THROUGH INTX.4. PIC ASSERTS RESET & PULLS IOP_INT_N LOW BEFORE SHUT DOWN. FIRMWARE OF IOP RUNS A SHUTDOWN PROCESS INCLUDING FLUSHING BUFFERS AND PARKING THE DISKS. AFTER COMPLETING THE SHUT-DOWN PROCESS, THE IOP ISSUES A PWRDN (VIA I2C BUS) TO PIC. THE MICROCONTROLLER THEN TURNS OFF SYSTEM POWER.

IF THE ON-OFF BUTTON IS HELD DOWN FOR 4 SECONDS THE MICROCONTROLLER TURNS OFF SYSTEM POWER IMMEDIATELY.

PIC IS EXPECTED TO DEBOUNCE SWITCH WITH CODE

PLEASE NOTE: DUE TO THE SLOW TIMING OF THE I2C BUS, USING THE PIC TO MONITOR VOLTAGE RAILS MAY NOT ALLOW ENOUGH TIME TO GRACEFULLY SHUT DOWN. THIS WILL NEED TO BE VALIDATED

REVISION	HISTORY
REV 0.1	INITIAL RELEASE
REV 0.2	FIXED UNNAMED NETS
REV 0.3	ADDED PWR_OK FEEDBACK. ADDED VOLTAGE MONITORS
REV 0.4	FIXED UNNAMED NETS
REV 0.41	FIXED LT1117 PIN NUMBERS
REV 0.5	FIXED EMPTY RES TO BE PROPERLY POPULATED
REV 0.6	ADDED 5V SIGNAL PROTECTION CIRCUITRY. CHANGED TO INV BUFFER INSTEAD OF OR GATE. ADDED MORE CODE LINES
REV 0.61	CHANGED PIN 6 ON INV BUFFER TO VCC
REV 0.62	CHANGED PART NUMBER FOR 1X6 HEADER
REV 0.63	CHANGED DEFAULT SETTING FOR POWER UP

SIMPLE VOLTAGE DIVIDER IS NEEDED TO PROTECT THE 3.3VAUX RAIL FROM 5V OF THE ATX POWER SUPPLY SIGNALS.


THIS CIRCUITRY IS NEEDED TO PROTECT THE 3.3VAUX RAIL FROM 5V BLEEDING ON TO IT.

DESIGNED SO THAT SWITCH CAN POWER UP BOARD FIRST, THEN PIC CAN BE PROGRAMMED
 TO HAVE PIC CONTROL SYSTEM, POP A AND DEPOP B CIRCUITRY WILL REMAIN ON BOARD TO ALLOW USER TO RECOVER IF PIC IS INCORRECTLY PROGRAMMED

SHEET	PIC16F819 - POWER UP MICROCONTROLLER	MODIFIED Thu Feb 09 09:26:29 2006	BOARD REV Beta 2	DRAWING REV 291
-------	--------------------------------------	-----------------------------------	------------------	-----------------




HOR_XTAL_HLDR
THIS REATINER IS NEEDED FOR CRYSTAL




NOTES:
RST_N IS ASSERTED WHEN RSTIN_N IS ASSERTED OR WHEN +3_3VCC IS LESS THAN 2.65V.
PFO IS ASSERTED WHEN PFI IS LESS THAN 1.25V.
MINIMIZE CRYSTAL TRACE LENGTHS XI AND XO AND KEEP AWAY FROM RF GENERATING SIGNALS.


REVISIONS

0.5	INITIAL	RELEASE
0.6	HOLDER DELETED	PER MARK
0.61	HOLDER ADDED BACK	IN PER MANUFACTURING
0.7	PIN	OUT ON HOLDER CORRECTED



External Storage Design Schematics for Intel(R) 8134x I/O Processors
 Order number: 315366-001US
 39





REVISION	LIST
0.1	INITIAL DRAFT 4/28/05
0.5	CORRECTED NET NAMES 7/13/05

SHEET

RS232_DB9_MOD

MODIFIED


Thu Jan 26 10:30:15 2006

BOARD REV

Beta 2

DRAWING REV




291



REVISION HISTORY

- 0.50: FIRST RELEASE
- 0.51: CONVERTED TO SINGLE JTAG CONNECTOR
CHAIN ORDER CHANGED TO CPLD->GBE->SL
- 0.52: HARD REFILES. FUSE.SMT UPDATED
- 0.53: CHANGED 0 OHM RESISTORS TO 0402.
- 0.54: JTAG_CONN UPDATED
- 0.55: MORE RESISTORS CHANGED TO 0402
- 0.56: MORE RESISTORS CHANGED TO 0402
- 0.60: ADDED PULL-DOWN OPTION TO TRST_N.
- 0.61: MOVED TRST_N PULL-DOWN RESISTOR TO MR_N RESET INPUT.
- 0.62: CHANGED MR_N RESET RESISTOR TO EMPTY.
- 0.70: CHANGED CHAIN ORDER TO SL->GBE->CPLD. ADDED IOP ONLY OPTION.
- 0.80: ADDED DECOUPLING CAP FOR 74LVC1G58 DEVICES. CHANGED TRST_GBE_N TO GBE_TRST_N.
- 0.81: MINOR TEXT UPDATES.

SHEET				JTAG_CONN_MODULE	MODIFIED Thu Sep 01 10:34:33 2005	BOARD REV Beta 2	DRAWING REV 291	
8	7	6	5	4	3	2	1	



DISTRIBUTE CAPACITORS ALONG CONNECTORS


REVISIONS
 0.1: RELEASE FOR DESIGN REVIEW
 0.2: ADDED BATTERY CONTROL SIGNALS
 RENAMED VBATT, PBI_SMBCLK & PBI_SMBDAT SIGNALS
 0.3: RENUMBERED 2X25 HEADER PINS
 CHANGED POLARITY OF PBI_AUX_CE AND PBI_NVSRAM_CE
 1.0: ADDED BBU BUS
 1.1: ECOS: RENAMED PBI_XINT<7..6> TO PBI_XINT_N<7..6>
 1.2: CHANGED POLARITY OF BATT_PRSNT TO LOW ACTIVE BATT_PRSNT_N.

+VIN	MAX OUTPUT CURRENT
3.3V	0.81A
2.5V	1.31A
1.5V	2.0A (GUARANTEED LIMIT)

REVISION
1 REVISION 0.5

LAYOUT GUIDE

1 THE PACKAGE FEATURES AN EXPOSED THERMAL PAD ON ITS UNDERSIDE. THIS PAD LOWERS THE THERMAL RESISTANCE OF THE PACKAGE BY PROVIDING A DIRECT HEAT CONDUCTION PATH FROM THE DIE TO THE PC BOARD. ADDITIONALLY, THE GROUND PIN (GND) PERFORM THE DUAL FUNCTION OF PROVIDING AN ELECTRICAL CONNECTION TO SYSTEM GROUND AND CHANNELING HEAT AWAY. CONNECT THE EXPOSED BACKSIDE PAD AND GND TO THE SYSTEM GROUND USING A LARGE PAD OR GROUND PLANE, OR MULTIPLE VIAS TO THE GROUND-PLANE LAYER.



SHEET

VREG +1P2V_LINEAR (NOT POPULATED)


MODIFIED
Fri Dec 23 18:13:58 2005

BOARD REV
Beta 2

DRAWING REV
291

+VIN	MAX OUTPUT CURRENT
3.3V	1.13A
2.5V	2.0A (GUARANTEED LIMIT)

VIN RANGE 2V TO 3.6V



REVISION HISTORY

REVISION	0.5	INITIAL	RELEASE	
REVISION	0.51	ADDED	NO_BACKANNOTATE	ATTRIBUTE.

LAYOUT GUIDE

1. THE PACKAGE FEATURES AN EXPOSED THERMAL PAD ON ITS UNDERSIDE. THIS PAD LOWERS THE THERMAL RESISTANCE OF THE PACKAGE BY PROVIDING A DIRECT HEAT CONDUCTION PATH FROM THE DIE TO THE PC BOARD. ADDITIONALLY, THE GROUND PIN (GND) PERFORM THE DUAL FUNCTION OF PROVIDING AN ELECTRICAL CONNECTION TO SYSTEM GROUND AND CHANNELING HEAT AWAY. CONNECT THE EXPOSED BACKSIDE PAD AND GND TO THE SYSTEM GROUND USING A LARGE PAD OR GROUND PLANE, OR MULTIPLE VIAS TO THE GROUND-PLANE LAYER.


SHEET

VREG 1P8V LINEAR (NOT POPULATED)

MODIFIED
Fri Dec 23 18:31:11 2005

BOARD REV
Beta 2

DRAWING REV
291



REVISION LIST	
1	REVISION 0.5
2	REVISION 0.51 COMPENSATION CIRCUIT VALUES CHANGED TO 0.47UF AND 510 OHM
3	REVISION 0.52 VREG GROUND PLANE CHANGED AND 0 OHM RESISTOR ADDED

- LAYOUT GUIDE
- 1) PLACE IC DECOUPLING CAPACITORS AS CLOSE TO IC PINS AS POSSIBLE. KEEP SEPARATE THE POWER GROUND PLANE AND THE SIGNAL GROUND PLANE. PLACE THE INPUT CERAMIC DECOUPLING CAPACITOR DIRECTLY ACROSS AND AS CLOSE AS POSSIBLE TO THE HIGH-SIDE MOSFETS DRAIN AND THE LOW-SIDE MOSFETS SOURCE. THIS IS TO HELP CONTAIN THE HIGH SWITCHING CURRENT WITHIN THIS SMALL LOOP.
 - 2) CONNECT INPUT, OUTPUT, AND VL CAPACITORS TO THE POWER GROUND PLANE; CONNECT ALL OTHER CAPACITORS TO THE SIGNAL GROUND PLANE.
 - 3) PLACE THE INDUCTOR CURRENT-SENSE RESISTOR AND CAPACITOR AS CLOSE TO THE INDUCTOR AS POSSIBLE. MAKE A KELVIN CONNECTION TO MINIMIZE THE EFFECT OF PC BOARD TRACE RESISTANCE. PLACE THE INPUT BIAS BALANCE RESISTOR AND BYPASS CAPACITOR (LOCATION 1) NEAR CS_N. RUN TWO CLOSELY PARALLEL TRACES FROM ACROSS THE CAPACITOR (LOCATION 2) TO CS_P AND CS_N. PLACE THE DECOUPLING CAPACITOR (LOCATION 3) CLOSE TO CS_P AND CS_N PINS.
 - 4) PLACE THE MOSFETS AS CLOSE AS POSSIBLE TO THE IC TO MINIMIZE TRACE INDUCTANCE OF THE GATE-DRIVE LOOP.
 - 5) CONNECT THE DRAIN LEADS OF THE POWER MOSFETS TO A LARGE COPPER AREA TO HELP COOL THE DEVICE.
 - 6) PLACE THE FEEDBACK AND COMPENSATION COMPONENTS AS CLOSE TO THE IC PINS AS POSSIBLE. CONNECT THE FEEDBACK-DIVIDER RESISTOR FROM FB TO THE OUTPUT AS CLOSE AS POSSIBLE TO THE FARTHEST OUTPUT CAPACITOR.

