

Modular Reference Design System Electronics Board

History

Changes made to Revision E.

1. Removed CS_Bn#[5:0]. Tied CS_Bn# to CS_An# at DIMM connectors.
 2. Changed WE_B#, SCAS_B# and SRAS_B# to WE_A#, SCAS_A#, SRAS_A# on J17
 3. Changed WE_A#, SCAS_A# and SRAS_A# to WE_B#, SCAS_B# and SRAS_B# on J16.
 4. Pin K25 of the CPU connector has been changed from reserved to VCC_CMOS.
 5. A20M#, INIT, SLP, IGNE NMI,INTR, STPCLK# and SMI are now pulled up to VCC_CMOS.
 6. A20M#, INIT, SLP, IGNE NMI,INTR, STPCLK# and SMI have series resistors and 680 ohm pullups from 2.7K pullups.
 7. Removed Pullup on FERR#. Processor assembly or interposer cards must pull this signal up.
 8. Modified Boot Block flash to support 28F004B5.
 9. Removed Series resistor from MAB12#. Processor Assembly must configure BX FSB frequency.
 10. Removed flash daughter card from schematics.
 11. Changed MAB12#_R net to FQS.
 12. Removed FQS pullups(formerly MAB12#_R).
 13. Added R308 as series termination on BXCLKO.
 14. Update RTC Crystal section.
 15. Removed speaker connector.
 16. Pin names A01-A09 changed to A1-A9 on ISA and DIMM connectors
- Changes made to Revision D.
1. Added Signals PWROK(A24) +12V(A33) MB12#_R(B33) to J19A.
 2. Moved J20
 3. Added C229 to -PCIRST

Changes made to Revision C.

1. Tied VBAT (pin 65) to 3.3V on Super I/O.
- Changes made to Revision B.

1. Swapped AD23 and AD19 on 400 pin connector.
2. Separated CSEL on IDE0 and IDE1
3. Swapped pins 1 and 3 (V5 with TP) on CPU-Fan connector.
4. Tied VBAT (pin 65) to 5.0V on Super I/O.
5. Changed RP48 to 4.7K. (Pullups for mouse and keyboard.)
6. Inverted POWERON# signal (SUSC#) from PIIX4 to control soft-on feature.
7. Changed Bulk decoupling on +12 and -12 to 2x220uF from 2x400uF.
8. Changed Bulk decoupling cap C154 from 10uF to 47uF to reduce BOM line items.

Revision E


THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title	
Doc	Document Number
Date	Issued: December 21, 1999
Sheet	1 of 2
Changes	
	E



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


File	Block Diagram
Doc	Document Number
Rev	Rev
Date	December 21, 1999
Sheet	2 of 2




Note: GCLK must be 3.0* longer than GCKOUT

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	CPU Connector
Doc	Document Number
Rev	1.0
Date	Positive, December 21, 1999
Sheet	1 of 2





Socket 0




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


File	DIMMO
Docuement Number	
Rev	D
Date	December 21, 1999
Sheet	3 of 3


Socket 1





Socket 2





Note: R11 and R12 should be placed as close as possible to U1

Staff only to enable stopping of clocks

Keep crystal close to clock and caps close to crystal. All lead lengths should be equal.

This circuit is only used for TX/Pentium Designs. Note only two DIMMs are supported.


These caps can be tuned to change delay through buffer.

This circuit is only used for EX/PentiumII Designs. Note three DIMMs are supported.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	Clocks
Doc Number	
Rev	D
Date	1995.09.21.13:59
Sheet	8 of 22


ISA Pullups




Note IR08 Pull-up
is on PIX4 page

- 13,14,16 RC01
- 13,14,16 RC02
- 13,14,16 RC03
- 13,14,16 RC04
- 13,14,16 RC05
- 13,14,16 RC06
- 13,14,16 RC07
- 13,14,16 RC08
- 13,14,16 RC09
- 13,14,16 RC10
- 13,14,18 RC11
- 13,14,18 RC12
- 13,14,18 RC13
- 13,14,18 RC14
- 13,14,18 RC15
- 14,18 DR00
- 14,18 DR01
- 14,18 DR02
- 14,18 DR03
- 14,18 DR04
- 14,18 DR05
- 14,18 DR06
- 14,18 DR07


PCI Pullups




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



Primary IDE Connector




Secondary IDE Connector




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


File	IDE Connectors
Doc	Document Number
Rev	Rev
Date	Issued: December 21, 1989
Sheet	15 of 22



Install for 370 Config
address




Install for 3F0 Config
address



This disables the ROM buffers.
BIOS needed to enable and
configure IRQs

PULL romCs# high so as not to
interfere with boot rom!

**THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT
BEEN VERIFIED FOR MANUFACTURING AS AN END USER
PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.**



Poly fuses should be in range of 1.5A to 5A

Please place these caps within 1 inch of USB Connector stack

Place As Close as Possible to PIIx4

Place As Close as Possible to PIIx4

NOTE 1: USB differential traces route together (Z0- & Z0+) and (Z1- & Z1+). Must be 45 Ohm Matched Stripline width 0.015 (for 1 oz) → 44.88/45.45 Ohm.

NOTE 2: Protect differential traces w/ guard traces or double space to any other signal.


NOTE 3: Place ferrites at connector.

NOTE 4: Poly-fuse min 1.5A max 5A.


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	USB Connectors
Doc Number	44-10000-0000
Rev	D
Date	December 21, 2009
Sheet	17 of 22

ISA Slots




9.13.16.20 SA(180) ← SB(150)
 9.13.16.20 SB(150) ← SC(150)
 9.13 LA(23.7) ← LB(23.7)




J5/J6 V5_0:
 B03, B29, B31, D16
 J5/J6 GND:
 B01, B10, D18
 J5/J6: +12V B09
 -12V B07
 -5V B05

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Port 80




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	BIOS/Port 80
Docu. Number	9131618
Rev	D
Date	Thursday, December 21, 1989
Sheet	20 of 22





Power Indicators



Note: Add screen marking for VS.0 LED, VS.3 LED









PS_OK = OR of PW_OK, -DBRESET, RESET SWITCH



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	ATX Power Connector
Docuement Number	
Rev	D
Date	Thursday, December 21, 1995
Sheet	21 of 22



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	Unused Gates
Doc	Docament Number
Rev	Rev
Date	December 21, 1993
Sheet	22 of 22

PROJECT: LPM Interposer II

Revision C

HISTORY

Changes made on revision C.

1. Removed all reserved signals from Module Connector.
2. Added FQS signal from pin B34 on module connector to B33 on the baseboard connector
3. Changed value of FS PRDY# pullup to 56 ohms.
4. Removed all MAA signals, SRASB, SCASB, and WEB# signals on Baseboard connector.
5. All CSA# signals from module Connector were routed to CSA# and CSB# signals on baseboard connector.
6. Added V_CPUPU to K25 on the baseboard Connector.
7. Added LC circuit between VDC an V5_0
8. Added pullups to PRDY signals on the ITP port
9. ITP connector changed to 104078-8.

Changes made on revision B.


1. Added PWOK signal to baseboard connector pin A-24
2. Inverted DBREST# signal
3. Moved pull up R14 to FS_PREQ# signal
4. Moved ITP connector to opposite side of board.
5. Removed JP2.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO INTEL CORPORATION USE OR DISCLOSURE WITHOUT THE WRITTEN PERMISSION OF AN OFFICER OF INTEL IS EXPRESSLY FORBIDDEN. COPYRIGHT (C) OF INTEL 1998

INTEL
CONFIDENTIAL

Title	Interposer II - TITLE PAGE
Doc No	XXXXXXXX
Rev	C
Date	XXXXXXXX
Sheet	1 of 7




Title	BASEBOARD CONNECTOR
Doc. Number	
Rev	1.0
Date	10/26/06
Sheet	2 of 7
Scale	




Route traces on surface to remain outable


Title	ITP PORT
Doc Number	4-000
Rev	C
Sheet	6 of 7



No stub on DCLWR pad of RS4 (Place inline trace)



AGP clock signals



Place Near Module connector

File	Module connector
Doc	Document Number
Rev	0-0
Date	10/20/04, Corbin 10, 10/29
Sheet	7 of 7