

PAGE #	COMENT/FUNCTION
1	COVER PAGE.
2	TABLES: BLOCK DIAGRAM
3	CORE: CK_409 (MAIN CLOCK GENERATOR)
4	CORE: CPU SOCKET 1 OF 2
5	CORE: CPU SOCKET 2 OF 2
6	CORE: CPU: PULL-UPS, TJPRO CONN
7	CORE: GMCH: DDR, HOST, HI INTERFACES
8	CORE: GMCH VIDEO AND MISC INTERFACES
9	CORE: GMCH POWER AND GND
10	CORE: GMCH CIRCUITRY
11	CORE: GMCH PLL, STRAPS & MISC CLOCK DRIVERS
12	CORE: DDR SERIES TERMINATION
13	CORE: DIMM CONNECTORS
14	CORE: DDR PARALLEL TERM (STROBES, CNTL)
15	CORE: DDR VTERM CAPS
16	CORE: AGP DIGITAL DISPLAY CONNECTOR
17	CORE: VGA CONNECTOR
18-19	CORE: LVDS CONNECTOR
20	ICH: PCI & IDE INTERFACES
21	ICH: CPU, PM, SATA, USB & HI INTERFACES
22	ICH: PCI-X, AUDIO & SERIAL PORT INTERFACES
23	ICH: ICH PULL-UP/PULL-DOWNS, BATTERY
25	ICH: IDE PRIMARY & SECONDARY
26	ICH: USB BACK PANEL CONNECTORS AND POWER
27	ICH: USB FRONT PANEL CONNECTOR AND POWER
28	ICH: PCI SLOTS 2 - 1
29	ICH: PCI TERMINATION
30	ICH: PCI-X SLOTS 2 - 1
31	ICH: PCI-X TERMINATION
32-33	ICH: SMBUS ISOLATION
34	ICH: SERIAL ATA CONNECTORS
35-36	AUDIO: CODEC
37	AUDIO: CD-IN, LINE-IN
38	AUDIO: MIC-IN, LINE-OUT
39	AUDIO: VREG
40	SIO: LPC47M102
41	SIO: FLOPPY
42	SIO: KEYBOARD & MOUSE PORTS (PS/2)
43	SIO: PARALLEL PORT
44	SIO: COM1-COM3
45	FWH: MFG MODE AND RECOVERY JUMPERS

PAGE #	COMPONENT/FUNCTION
46	GLUE4
47	PC SPEAKER
48	FRONT PANEL HEADER
49	LABELS / MOUNTING HOLES
50	FAN: FAN HEADERS (3)
51	VREG: 2.5V MEMORY, STANDBY-MEMORY
52	VREG: 1.25V MEMORY VTT
53	VREG: ATX POWER CONNECTOR 2X10
54	VREG: PCI VAUX, USB_NCH & USB_PCH
55	VREG: 1.5V STBY & 3.3V STBY
56	VREG: BULK DECOUPLING
57	VREG: 2.5V STR DECOUPLING
58	VREG: CORE 1.5V & 1.8V
59	VREG: CPU MAIN REGULATOR (CPU_CORE)
60	VREG: CPU DECOUPLING, CPU VREG DECOUPLING
61	VREG: GMCH CORE REGULATOR & UCCP REGULATOR
62	DEBUG: TITLE PAGE
63	DEBUG: ITP PORT AND PULL-UPS
64	DEBUG: CPU STATUS LEDS
65	DEBUG: SYSTEM LEDS, PWR & RESET BUTTONS
66	DEBUG: PORT 80 DECODER
67	DEBUG: VID JUMPERS, SMBUS HEADER, HUBLINK PROBE
68	DEBUG: SMA CONNECTORS, SMI/STPCLK INJECTION
69	REVISION HISTORY

REVISIONS							
REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE

855GMEFB

FAB C
REV 2

PBA: C32583-300
PB: C32583-003

POWER SYMBOLS USED:

- UCC3
- UCC
- UCCP
- +12V
- 12V

NOTES:


3. UCC3 = +3.3 VOLTS UNLESS OTHERWISE SPECIFIED.
 4. UCCP = +1.05 VOLTS UNLESS OTHERWISE SPECIFIED.
- NOTES:
1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPLs FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
 2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
 3. UCC = +5V UNLESS OTHERWISE SPECIFIED.
 4. * SUFFIX INDICATES ACTIVE LOW SIGNAL.
 5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.
 6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

INTEL(R) PENTIUM(R) M PROCESSOR
 INTEL(R) 82855GME GMCH
 INTEL(R) FWE6300ESB I/O CONTROLLER HUB


DRAWING
 855GMEFB.SCH 1.1
 Mon Apr 19 13:30:43 2004

BOM RELEASE DATE	PB NUMBER C32583-301
SIGNATURE	DATE
DRN BY	intel 5000 W. CHANDLER BLVD CHANDLER, AZ 85044
CHK BY	TITLE
ENGR	SCH, PBA, 855GMEFB
APVD	INTEL CORPORATION
APVD	5000 W. CHANDLER BLVD
APVD	CHANDLER, AZ 85226
DOCUMENT NUMBER	PAGE
30117601	1/69
REV	C2


~TO ENABLE AGP ADD A JUMPER ACCROSS J5E4 (PAGE 11)




[PAGE_TITLE=BLOCK DIAGRAM]



FSA	FSB	FUNCTION
0	0	100 MHZ HOST CLOCK
0	MID	SEE CK-408 CLOCK SPEC
0	1	RESERVED
1	0	RESERVED
1	1	RESERVED
1	MID	ALL OUTPUTS HI-Z



SMB ADDRESS
11010010
D2 WRITE
D3 READ



J8E1	CPU
OFF (*)	DEFAULT
ON	RESERVED


J5B1	
OFF	RESERVED
1-2	CPU SELECT
2-3	FORCE 100MHZ

CPU 1 OF 2




CPU 2 OF 2


CPU SIGNAL TERMINATION




VCCP GTLREF GENERATION CIRCUIT



CPU COMP RESISTORS




MINIDIN3 FOR CPU THERMAL DIODE MONITORING




CPU CIRCUITS

DRAWING
855GMEFB, SCH 1.6
Mon Apr 19 13:30:46 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 6	REV C2
--	-----------------------------	-----------	-----------




GMCH-CPU, DDR, HUB INTERFACES




DRAWING
855GMEFB, SCH_1.8
Mon Apr 19 13:30:47 2004


INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 8	REV C2
--	-----------------------------	-----------	-----------




HUBLINK



MEMORY



MCH COMPENSATION & REFERENCE VOLTAGE




GMCH CORE VOLTAGE TABLE


RESISTOR	1.2V	1.35V
R6R3	243, 1%	287, 1%
R5R3	27.4, 1%	37.4, 1%
R6R2	49.9, 1%	68.1, 1%

NOTE: SEE PG61 FOR RELATED STUFFING OPTIONS


DAC





DVO




HEATSINK RETENTION CLIPS: QTY(4)



GMCH STRAPPING OPTIONS



SPREAD SPECTRUM CLOCK GENERATOR FOR LVDS DISPLAY PLL




GMCH STRAPPING OPTIONS

	FUNCTION	BOARD DEFAULT	OPTION OVERRIDE
J5E4	DVO/AGP STRAP	NO SHUNT FOR DVO	SHUNT FOR AGP 4X

J5E1	J5E2	J5E3	PSB FREQ	SM FREQ	GFX FREQ
0	0	0	400	266	200
0	0	1	400	200	200
0	1	0	400	200	133
1*	1*	1*	400	333	250

0 = NO SHUNT, 1 = SHUNT
* = DEFAULT

GMCH PLL, STRAPS & MISC CLKS



ROOM=DCL_DDR_CORE

DDR DIMM 0

DDR DIMM 1

DDR DIMMS

DRAWING
855GMEFB.SCH 1.13
Mon Apr 19 13:30:50 2004

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	13	C2

D

C

B


A

D

C

B



A



NOTE:

CS SIGNALS MUST HAVE IT'S OWN RES/RPACK
 CKE SIGNALS MUST HAVE IT'S OWN RES/RPACK
 CPC SIGNALS MUST HAVE IT'S OWN RES/RPACK

ROOM=DCL_DDR_CORE




DDR TERMINATION RESISTORS

DRAWING
 855GMEFB.SCH_1.15
 Mon Apr 19 13:30:50 2004


INTEL CORPORATION
 5000 W. CHANDLER BLVD
 CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	15	C2



DDR DECOUPLING CAPACITORS

DRAWING 855GMEFB.SCH_1_16 Mon Apr 19 13:30:51 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 16	REV C2
--	--	-----------------------------	------------	-----------



ROOM=DCL_CORE_AGP



J4C2
1.5V CONAGP

68 67 56 24 23 17 11 9 8 58 **IN** V_1P5_CORE


MDDCDATA	1	R4E2	2
		2.2K	5% CH
		603	
MI2CDATA	1	R6R1	2
		2.2K	5% CH
		603	
MDVIDATA	1	R6P1	2
		2.2K	5% CH
		603	
MI2CLK	1	R4D5	2
		2.2K	5% CH
		603	
MDVICLK	1	R6R2	2
		2.2K	5% CH
		603	
MDDCLK	1	R4E1	2
		2.2K	5% CH
		603	

11 8	BT	AGP_ST2	B11	ST2	GDEVSEL	B46	MI2CDATA	BT	8
11 8	BT	AGP_ST1	A10	ST1	GTRDY	A46	MDVICLK	BT	8
11 8	BT	AGP_ST0	B10	ST0	GIRDY	B41	MI2CLK	BT	8
8	BT	DVOCFLDSTL	B26	GAD31	GFRAME	A41	MDVIDATA	BT	8
8	BT	DVOCINTRB	A26	GAD30	GSTOP	A47	MDDCCLK	BT	8
			B27	GAD29	GPERR	B48	ADD_PERR*	BT	8
			A27	GAD28	GSERR	B50	ADD_SERR*	BT	8
			B29	GAD27	GPAR	A50	DVODETECT	BT	8 11
			A29	GAD26	WBF	A14	ADD_RSVD_A14	BT	8
			B30	GAD25	GRE0	B8	ADD_RSVD_B8	BT	8
			A30	GAD24	GGNT	A8	ADD_RSVD_A8	BT	8
			B33	GAD23	RBF	B12	ADD_RSVD_B12	BT	8
			A35	GAD22	PIPE	A12	DPMS_CLK	BT	8
			B35	GAD21					
			A36	GAD20					
17 8	BT	DVOC<11..0>	B36	GAD19					
			A36	GAD18					
8	BT	DVOCBLANK*	B38	GAD17					
8	BT	DVOCCHSYNC	A38	GAD16					
8	BT	DVOCVSYNC	A39	GAD15					
8	BT	MDDCDATA	A51	GAD14					
8	BT	DVOCFLDSTL	B53	GAD13					
8	BT	DVOCCLKINT	A53	GAD12					
			B54	GAD11					
			A54	GAD10					
			B56	GAD9					
			A56	GAD8					
			B57	GAD7					
			A57	GAD6					
			B60	GAD5					
			A60	GAD4					
			B62	GAD3					
			A62	GAD2					
			B63	GAD1					
			A63	GAD0					
17 8	BT	DVOCBD<11..0>	B65	GAD0					
			A65						
8	BT	DVOCBUSYNC	B59	GAD_STB0					
8	BT	DVOCBHSYNC	A59	GAD_STB1					
8	BT	DVOCCLK	B32	GAD_STB0					
8	BT	DVOCCLK*	A32	GAD_STB1					
8	BT	ADD_RSVD_B18	B18	SB_STB					
8	BT	ADD_RSVD_A18	A18	SB_STB					
17 8	BT	DVOC<5>	A33	GC_BE3					
8	BT	ADD_RSVD_B39	B39	GC_BE2					
8	BT	DVOCBLANK*	B51	GC_BE1					
17 8	BT	DVOCBD<7>	A57	GC_BE0					
			B4	USB+					
			A4	USB-					
20 30	BT	P_INTA*	A6	INTA					
20 30	BT	P_INTB*	B6	INTB					
3	BT	CK_66M_AGP	B7	AGPCLK					
32 31 29 28 46	BT	P_RST_SLOTS*	A7	PCIRST					
17 11	BT	AGP_TYPEDET*	B1	OURCNT					
20 29 28	BT	P_PME*	A2	TYPEDET					
			A48	PME					

NC=1, 2, 3
GND=A5, B5, A13, B13, A19, B19, A23, B23, A31, B31, A37, B37, A49, B49, A55, B55, A61, B61



AGP DIGITAL DISPLAY



COMPONENTS ARE DFM29




DFP

BZA462A


VGA CONNECTOR

SPARES

1	RP9J1	2.2K	5%	IC	5M
3	RP9J1	2.2K	5%	IC	5M




LVDS PANEL BACKLIGHT




BIOS NOTE:
DISABLE BOTH BKLTSEL
LINES BEFORE ENABLING ONE

LVDS CONNECTOR




ICH ANCHOR CLIPS





U3G1 FW80001ESB

ICH PCI, IDE



ICH CPU, PM, SATA, USB, HI







U3G1
FW80001ESB

U3G1
FW80001ESB


- Y5 GND
- Y3 GND
- Y27 GND
- Y22 GND
- U5 GND
- V3 GND
- V27 GND
- V25 GND
- V22 GND
- V18 GND
- V17 GND
- V16 GND
- V15 GND
- V14 GND
- V13 GND
- V12 GND
- U3 GND
- U26 GND
- U18 GND
- U17 GND
- U16 GND
- U15 GND
- U14 GND
- U13 GND
- U12 GND
- T6 GND
- T4 GND
- T25 GND
- T18 GND
- T17 GND
- T16 GND
- T15 GND
- T14 GND
- T13 GND
- T12 GND
- R26 GND
- R18 GND
- R17 GND
- R16 GND
- R15 GND
- R14 GND
- R13 GND
- R12 GND
- P6 GND
- P3 GND
- P27 GND
- P18 GND
- P17 GND
- P16 GND
- P15 GND
- P14 GND
- P13 GND
- P12 GND
- N26 GND
- N18 GND
- N17 GND
- N16 GND
- N15 GND
- N14 GND
- N13 GND
- N12 GND
- M6 GND
- M3 GND
- M26 GND
- M22 GND
- M18 GND
- M17 GND
- M16 GND
- M15 GND
- M14 GND
- M13 GND
- M12 GND
- L7 GND
- L4 GND
- L27 GND
- L25 GND
- L23 GND
- K26 GND
- K22 GND
- J4 GND
- J24 GND
- H6 GND
- H27 GND
- H18 GND
- H10 GND
- G4 GND
- G26 GND
- F8 GND
- F7 GND
- F3 GND
- F26 GND
- F25 GND
- F19 GND



- AD3 VCC3-3-48
- H9 VCC3-3-47
- M4 VCC3-3-46
- AB26 VCC3-3-45
- AC9 VCC3-3-44
- AE8 VCC3-3-43
- AD24 VCC3-3-42
- AA3 VCC3-3-41
- AG3 VCC3-3-40
- AG7 VCC3-3-39
- C13 VCC3-3-38
- C17 VCC3-3-37
- C5 VCC3-3-36
- C9 VCC3-3-35
- DI5 VCC3-3-34
- D3 VCC3-3-33
- W6 VCC3-3-32
- E16 VCC3-3-31
- AA5 VCC3-3-30
- AB11 VCC3-3-29
- H3 VCC3-3-28
- AB6 VCC3-3-27
- AC21 VCC3-3-26
- AC25 VCC3-3-25
- J26 VCC3-3-24
- J7 VCC3-3-23
- K23 VCC3-3-22
- K3 VCC3-3-21
- G15 VCC3-3-20
- M23 VCC3-3-19
- AE22 VCC3-3-18
- AE11 VCC3-3-17
- W3 VCC3-3-16
- N5 VCC3-3-15
- AF5 VCC3-3-14
- R5 VCC3-3-13
- R3 VCC3-3-12
- P4 VCC3-3-11
- W23 VCC3-3-10
- U5 VCC3-3-9
- U7 VCC3-3-8
- M8 VCC3-3-7
- M27 VCC3-3-6
- K5 VCC3-3-5
- AF21 VCC3-3-4
- W5 VCC3-3-3
- E9 VCC3-3-2
- G3 VCC3-3-1
- AC13 VCC1-5-21
- G20 VCC1-5-20
- AE20 VCC1-5-19
- AE17 VCC1-5-18
- AC16 VCC1-5-17
- AB10 VCC1-5-16
- AC17 VCC1-5-15
- F12 VCC1-5-14
- ABB VCC1-5-13
- H21 VCC1-5-12
- AH18 VCC1-5-11
- V8 VCC1-5-10
- AG16 VCC1-5-9
- T23 VCC1-5-8
- J8 VCC1-5-7
- AE18 VCC1-5-6
- N7 VCC1-5-5
- H19 VCC1-5-4
- AD18 VCC1-5-3
- N23 VCC1-5-2
- AF16 VCC1-5-1



ICH POWER, GND



ATTRIBUTES:

23 24	IN	V_3P0_BAT_VREG	1	2	C7U17	.1UF 20% 25V Y5V 603
23 46	IN	V_REF5V	1	2	C8U1	.1UF 20% 25V Y5V 603
23 46	IN	V_REF5V_SUS	1	2	C7U3	.1UF 20% 25V Y5V 603

CAD NOTE: PLACE NEAR ICH

TERMINATION FOR INTEGRATED AUDIO

45 22	IN	AUD_LINK_SDO_R	1	2	R7U1	33 603 5% CH	AUD_LINK_SDO_CODEC	OUT	36
22	IN	AUD_LINK_SYNC_R	1	2	R7U5	33 603 5% CH	AUD_LINK_SYNC_CODEC	OUT	36

SPARE GATES

U2B1 74LVC00A
VCC3=14 GND=7

U2B1 74LVC00A
VCC3=14 GND=7

AC97 RESET CIRCUIT

U2B1 74LVC00A
VCC3=14 GND=7

U2B1 74LVC00A
VCC3=14 GND=7

INTRUDER HDR


1-2	NORMAL
2-3	CLR CMOS

TP_CLR_CMOS 1X3HDR
NET_CLR_CMOS_JUMPER 3

NOTE:
ADD XTAL PART # 107930-002
TO BOM WITH MOD FILE

ICH STRAPPING & DECOUPLING

DESIGN NOTE:
 SERIES RESISTORS INTEGRATED INTO ICH:
 VALUES VARY BETWEEN 18.7 OHMS - 30.2 OHMS



PRIMARY IDE CONNECTOR


SECONDARY IDE CONNECTOR

CAD NOTE:
PLACE CLOSE TO CONNECTOR PIN

CAD NOTE:
PLACE CLOSE TO CONNECTOR PIN

DESIGN NOTE:
 DATA LINES SHOULD BE MATCHED TO STROBES (XDIOR*, XIORDY*) WITHIN +/-250MIL
 STROBES SHOULD BE MATCHED TO THEIR COMPLEMENT WITHIN +/-10MIL

IDE CONNECTORS



NOTE: .1 INCH COPPER ON DRAIN AND SOURCE


1.5 AMP = 657448-004
 0.75 AMP = 657448-001

CAD NOTE:
 PLACE NEAR USB CONN

USB BACK PANEL & PS/2


DRAWING 855GMEFB.SCH 1.26 Mon Apr 19 13:30:55 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 26	REV C2
--	--	-----------------------------	------------	-----------

FRONT PANEL USB POWER



NOTE: .1 INCH COPPER ON DRAIN AND SOURCE IC A03106-001

CAD NOTE:
TRACE ROUTING IS 7.5 MIL, 7.5 MIL SPACING




USB FRONT PANEL

DRAWING
855GMEFB.SCH_1.27
Mon Apr 19 13:30:55 2004


INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	27	C2



DESIGN NOTE:
 PCI SLOT2 = PCI DEVICE #17/22
 REQ/GNT PAIR = #1
 IRQ MAP A : B : C : D
 G : F : E : H

PCI SLOT 2



DESIGN NOTE:






PCI SLOT1 = PCI DEVICE #16
 REQ/GNT PAIR = #0
 IRQ MAP A : B : C : D
 F : G : H : E

CLOSEST TO AGP


PCI SLOT 1

DRAWING
 855GMEFB.SCH_1.29
 Mon Apr 19 13:30:55 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 29	REV C2
--	-----------------------------	------------	-----------



PCI TERMINATION AND DECOUPLING




PCI_X_3UJ1B1

A1	TRST	B1	-12V
A2	+12V	B2	TCK
A3	TMS	B3	GND
A4	TDI	B4	TD0
A5	+5V	B5	+5V
A6	INTA	B6	+5V
A7	INTC	B7	INTB
A8	+5V	B8	INTD
A9	RSVD	B9	PRSENT1
A10	+3.3V	B10	RSVD
A11	RSVD	B11	PRSENT2
A14	3.3VAUX	B14	RSVD
A15	RST	B15	GND
A16	+3.3V	B16	CLK
A17	GND	B17	GND
A18	GND	B18	REQ
A19	PME	B19	+3.3V
A20	AD30	B20	AD31
A21	+3.3V	B21	AD29
A22	AD28	B22	GND
A23	AD26	B23	AD27
A24	GND	B24	AD25
A25	AD24	B25	+3.3V
A26	IDSEL	B26	CBE3
A27	+3.3V	B27	AD23
A28	AD22	B28	GND
A29	AD20	B29	AD21
A30	GND	B30	AD19
A31	AD18	B31	+3.3V
A32	AD16	B32	AD17
A33	+3.3V	B33	CBE2
A34	FRAME	B34	GND
A35	GND	B35	IRDY
A36	TRDY	B36	+3.3V
A37	GND	B37	DEVSEL
A38	STOP	B38	PCIXCAP
A39	+3.3V	B39	LOCK
A40	SDONE	B40	PERR
A41	SBO	B41	+3.3V
A42	GND	B42	SERR
A43	PAR	B43	+3.3V
A44	AD15	B44	CBE1
A45	+3.3V	B45	AD14
A46	AD13	B46	GND
A47	AD11	B47	AD12
A48	GND	B48	AD10
A49	AD9	B49	M66EN
A50	GND	B50	GND
A51	GND	B51	GND
A52	CBE0	B52	AD8
A53	+3.3V	B53	AD7
A54	AD6	B54	+3.3V
A55	AD4	B55	AD5
A56	GND	B56	AD3
A57	AD2	B57	GND
A58	AD0	B58	AD1
A59	+3.3V	B59	+3.3V
A60	REQ64	B60	ACK64
A61	+5V	B61	+5V
A62	+5V	B62	+5V
A63	GND	B63	RSVD
A64	CBE7	B64	GND
A65	CBE5	B65	CBE6
A66	+3.3V	B66	CBE4
A67	PAR64	B67	GND
A68	AD62	B68	AD63
A69	GND	B69	AD61
A70	AD60	B70	+3.3V
A71	AD58	B71	AD59
A72	GND	B72	AD57
A73	AD56	B73	GND
A74	AD54	B74	AD55
A75	+3.3V	B75	AD53
A76	AD52	B76	GND
A77	AD50	B77	AD51
A78	GND	B78	AD49
A79	AD48	B79	+3.3V
A80	AD46	B80	AD47
A81	GND	B81	AD45
A82	AD44	B82	GND
A83	AD42	B83	AD43
A84	+3.3V	B84	AD41
A85	AD40	B85	GND
A86	AD38	B86	AD39
A87	GND	B87	AD37
A88	AD36	B88	+3.3V
A89	AD34	B89	AD35
A90	GND	B90	AD33
A91	AD32	B91	GND
A92	RSVD	B92	RSVD
A93	GND	B93	RSVD
A94	RSVD	B94	GND

= PCI-X DEVICE NUMBER 1H
 = IDSEL VALUE AD18

FURTHEST FROM ICH

PCI-X SLOT2



= PCI-X DEVICE NUMBER 0H
 = IDSEL VALUE AD17

PCI-X SLOT1

D

C

B








A

D


C

B

A




PCI-X TERMINATION




SMBUS ISOLATION CIRCUIT

DRAWING	INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
855GMEFB_SCH_1.34	5000 W. CHANDLER BLVD	30117601	34	C2
Mon Apr 19 13:30:57 2004	CHANDLER, AZ 85226			





SERIAL ATA CONNECTORS.

DRAWING	INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
855GMEFB, SCH 1.35 Mon Apr 19 13:30:57 2004	5000 W. CHANDLER BLVD CHANDLER, AZ 85226	30117601	35	C2



CAD NOTE: USE ANALOG
GROUND PLANE UNDER CODEC

AUDIO: CODEC




AUDIO: CD IN, LINE IN

DRAWING
855GMEFB.SCH_1.37
Mon Apr 19 13:30:58 2004

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	37	C2



AUDIO: MIC IN, LINEOUT

D

D

C

C


B

B


A

A


REGULATOR THERMAL TAB SHOULD BE SOLDERED TO A COPPER PAD THAT IS LARGE ENOUGH TO ALLOW 5 TO 10 GROUND VIAS AROUND THE COMPONENT FOR COOLING



NOTE:
LAYOUT SHOULD GO FROM PIN 2 TO CAPS AND THEN THROUGH SEVERAL VIAS TO V_5P0_AUD_ANALOG




OVERLAPPING PADS
GROUND ISOLATION SYMBOL




AUDIO: VREG

DRAWING
855GMEFB, SCH_1.39
Mon Apr 19 13:30:58 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 39	REV C2
--	-----------------------------	------------	-----------







FLOPPY CONNECTOR

DRAWING	INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
855GMEFB, SCH. 1, 41	5000 W. CHANDLER BLVD	30117601	41	C2
Mon Apr 19 13:30:59 2004	CHANDLER, AZ 85226			

COMPONENTS ARE DFM29




PLACE AS CLOSE TO PS/2 CONNECTOR AS POSSIBLE

ATX DOUBLE-STACKED


PS/2 STACK

DRAWING 855GMEFB.SCH.1.42 Mon Apr 19 13:31:00 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 42	REV C2
--	--	-----------------------------	------------	-----------

COMPONENTS ARE DFM29



PARALLEL PORT



DO NOT USE NATIONAL
OR GOLDSTAR PARTS OF THIS
BASE P/N

U6B1
GD75232S

NOTE DIRECTION
IC

VCC=20
GND=11
UCC=UCC

SERIAL PORT B

J6B1
SERIAL PORT
2X5HDR_10

HDR

SERIAL PORT B


J8A1
2 ROW

DSUB

J6A1
2 ROW

DSUB

SERIAL PORTS



PLACE NEAR 232'S PINS 1, 10, AND 20 RESPECTIVELY

DRAWING
855GMEFB, SCH. 1.44
Mon Apr 19 13:31:00 2004



INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	44	C2



RECOVER/CONFIGURE HEADER	MODE
JUMPER ON 1-2 *	NORMAL
JUMPER ON 2-3	CONFIGURE
JUMPER REMOVED	RECOVERY

* DEFAULT JUMPER SETTING


CONFIGURE= SAFE MODE




NOTE:
PULLDOWNS ON GPIO0 AND GPIO1
ARE ON IDE PAGE




PLCC EXTRACTION TOOL
AMP: 821980-1 OR
AMP: 822475-1



GLUE4 INPUTS		
PIN	FUNCTION	TYPE
1	VREF3IN	3I
2	5VSB	PI
3	3VSB	PI
4	GP2_IN	3IU
5	GP1_INB	UCCP REF
6	GP1_INA	UCCP REF
9	CLK_IN	3I
10	SEL_33_66	3IU
12	PCIRST*	3I
14	AUD_EN	3IU
17	3V_DDCSCL	3IOD
18	5V_DDCSCL	5IOD
19	3V_DDCSDA	3IOD
20	5V_DDCSDA	5IOD
21	CPU_PRESENT*	3IU
22	SLP_S3*	3I
25	PRIMARY_HD*	5IU
26	SCSI*	5IU
27	SECONDARY_HD*	5IU
32	PWRGD_PS	5IU
33	FPRST*	5IU
36	SLP_S5*	3I
37	GRN_BLNK	3IU
38	YLW_BLNK	3IU
41	TEST_EN	5ID
45	VREF5IN	5I
46	MUTE_AUD*	3IU
49	HSYNCH_3V	3I
50	VSYNCH_3V	3I
53	UCCP_VREF	AI
54	STRAP	3IU
55	GP3_IN	5I



SPEAKER



FRONT PANEL HEADER
IR HEADER

DRAWING 855GMEFB.SCH_1.48 Mon Apr 19 13:31:01 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 48	REV C2
--	--	-----------------------------	------------	-----------

8

7

6

5

4


3

2

1

D

D



C

C

B

B

A

A

CONNECTOR LOCATION		
	X	Y
PS/2	8525	6210
USB/LAN	7965	5927
COM	6940	6115
PAR	5362	5843
VGA	5136	6190
DIAGLED	4636	6045
USB	4151	6026
AUD	3291	6218

LABELS

DEBUG 'INTEL' LOGO SILKSCREEN
U3B1 SILK 2.0 x 0.250
1 INTEL™ MAKE EMPTY ON BOM

LB9J1 LABEL A19177-001
1375X250_TARGET

MOUNTING HOLES & LABELS

DRAWING
855GMEFB.SCH.1.49
Mon Apr 19 13:31:02 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 49	REV C2
--	-----------------------------	------------	-----------

8

7

6

5

4


3

2

1


CPU ALWAYS-ON FAN

(PLACE BELOW/RIGHT CPU SOCKET)



REAR CHASSIS FAN

(PLACE ABOVE/RIGHT CPU SOCKET)



(PLACE LOWER LEFT CORNER OF PLATFORM)

CPU & CHASSIS FANS


DRAWING
855GMEFB.SCH_1.50
Mon Apr 19 13:31:02 2004

INTEL CORPORATION
5000 W. CHANDLER BLVD
CHANDLER, AZ 85226

DOCUMENT NUMBER	PAGE	REV
30117601	50	C2


STUFFING OPTIONS DEPENDING ON CONTROLLER

LOCATION	NCP1570	TPPM0115
C5J1	STUFF 0.01UF	EMPTY
C5H5	STUFF 0.1UF	EMPTY
R5H3	EMPTY	STUFF 0-OHM





2.5VSTBY REGULATOR

2.5V DDR REGULATOR




1.25V DDR REGULATOR

DRAWING 855GMEFB.SCH_1.52 Mon Apr 19 13:31:03 2004	INTEL CORPORATION	DOCUMENT NUMBER	PAGE	REV
	5000 W. CHANDLER BLVD CHANDLER, AZ 85226	30117601	52	C2



ATX POWER CONNECTOR

DRAWING 855GMEFB.SCH_1.53 Mon Apr 19 13:31:03 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 53	REV C2
--	--	-----------------------------	------------	-----------




USB/PS2 WAKE	A & B	C & D
S3 ONLY	STUFF	EMPTY
S3, S4, S5	EMPTY	STUFF


NOTE:
GLUE4 HAS OD OUTPUT.
PULLUP ON GLUE4 PAGE
PROVIDES BASE CURRENT.

CAD NOTE:
PLACE AT PCI SLOTS

PCI VAUX



3.3V/1.5V STANDBY



BULK DECOUPLING

D

D

C


C

B

B


A

A




DDR 2P5_SM DECOUPLING

DRAWING 855GMEFB.SCH.1.57 Mon Apr 19 13:31:04 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 57	REV C2
--	--	-----------------------------	------------	-----------




CPU PLL POWER SUPPLY






1.5V & 1.8V REGULATOR



DRAWING
855GMEFB.SCH_1.58
Mon Apr 19 13:31:04 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 58	REV C2
--	-----------------------------	------------	-----------






PLACE ON BOTTOM OF CPU UNDER BANIAS SOCKET CAVITY



CPU DECOUPLING



GMCH CORE VOLTAGE TABLE

RESISTOR	1.2V	1.35V
R5B5	10K, 1%	6.65K, 1%

NOTE: SEE PG10 FOR RELATED STUFFING OPTIONS

GMCH CORE VR & PSB VCCP

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

DEBUG PAGES

DRAWING
 855GMEFB.SCH_1.62
 Mon Apr 19 13:27:24 2004

INTEL CORPORATION
 5000 W. CHANDLER BLVD
 CHANDLER, AZ 85226

DOCUMENT NUMBER
 30117601

PAGE
 62

REV
 C2

8

7

6


5

4

3

2

1



I TP 700FLEX CONNECTOR

DRAWING
855GMEFB.SCH.1.63
Mon Apr 19 13:27:46 2004

INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 63	REV C2
--	-----------------------------	------------	-----------

D

D

C






C

B

B


A

A






CPU STATUS LEDS

DEBUG/EV FEATURE: FRONT PANEL SWITCHES




PRODUCT FEATURE: STATUS LED'S




DEBUG/EV FEATURE: INVERTING LEVEL SHIFTERS ON FSB SIGNALS FOR DIAG LED'S

CAD NOTE: PLACE UNDER DIMMS




DEBUG/EV FEATURE: POWER RAIL STATUS LED'S




DEBUG STUFFING OPTIONS: BOM=VREG_LED_DEBUG

DEBUG LEDS, PWR/RST BTNS




EPM7032AETC44-10
44 PIN TQFP


U2J1
EPM7032




IC
VCC(PQFP)=9, 17, 29, 41
GND(PQFP)=4, 16, 24, 36
NC(PQFP)=45
VCC=VCC3(~PORTB0DEC)




CAD NOTE: ORIENT TO LEFT




ALL RPACKS 240 OHMS



CAD NOTE: ORIENT TO RIGHT




CAD NOTE: PLACE 1 EACH ON PINS 6 & 9 OF EACH DISPLAY




PORT 80 DECODER

DEBUG/EV FEATURE: HUBLINK LAI HEADER
 NOTE: BACKSIDE PART PLACE AT MIDPOINT OF HUBLINK ROUTING




SOLDER MASK PADS: 5, 9, 13, 17, 21, 25, 27, 31, 35, 39, 43, 45
 PINS ARE NOT ASSIGNED TP SIGNAL NAMES (PREVENTS TRACE CONNECTION)


DEBUG/EV FEATURE: TDR COUPONS



DEBUG/EV FEATURE: SMBUS LAI HEADER






DEBUG/EV FEATURE: VID JUMPERS




VID						VID					
5	4	3	2	1	VCORE	5	4	3	2	1	VCORE
0	0	0	0	0	1.708	1	0	0	0	0	1.196
0	0	0	0	0	1.692	1	0	0	0	0	1.180
0	0	0	0	1	1.676	1	0	0	0	1	1.164
0	0	0	0	1	1.660	1	0	0	0	1	1.148
0	0	0	1	0	1.644	1	0	0	1	0	1.132
0	0	0	1	0	1.628	1	0	0	1	0	1.116
0	0	0	1	1	1.612	1	0	1	1	0	1.100
0	0	0	1	1	1.596	1	0	0	1	1	1.084
0	0	1	0	0	1.580	1	0	1	0	0	1.068
0	0	1	0	0	1.564	1	0	1	0	0	1.052
0	0	1	0	1	1.548	1	0	1	0	1	1.036
0	0	1	0	1	1.532	1	0	1	0	1	1.020
0	0	1	1	0	1.516	1	0	1	1	0	1.004
0	0	1	1	0	1.500	1	0	1	0	1	0.988
0	0	1	1	1	1.484	1	0	1	1	0	0.972
0	0	1	1	1	1.468	1	0	1	1	1	0.956
0	1	0	0	0	1.452	1	1	0	0	0	0.940
0	1	0	0	0	1.436	1	1	0	0	0	0.924
0	1	0	0	1	1.420	1	1	0	0	1	0.908
0	1	0	0	1	1.404	1	1	0	0	1	0.892
0	1	0	1	0	1.388	1	1	0	1	0	0.876
0	1	0	1	0	1.372	1	1	0	1	0	0.860
0	1	0	1	1	1.356	1	1	0	1	1	0.844
0	1	0	1	1	1.340	1	1	0	1	1	0.828
0	1	1	0	0	1.324	1	1	1	0	0	0.812
0	1	1	0	0	1.308	1	1	1	0	0	0.796
0	1	1	0	1	1.292	1	1	1	0	1	0.780
0	1	1	0	1	1.276	1	1	1	0	1	0.764
0	1	1	1	0	1.260	1	1	1	1	0	0.748
0	1	1	1	0	1.244	1	1	1	1	0	0.732
0	1	1	1	1	1.228	1	1	1	1	0	0.716
0	1	1	1	1	1.212	1	1	1	1	1	0.700

HI PROBE, SMB/VID JUMPERS, TDR


DEBUG/EV FEATURE: SMI/STPCLK INJECTION HEADERS




DEBUG FEATURE




DEBUG/EV FEATURE: SMA MARGINING CONNECTORS



DEBUG/EV FEATURE: GPIO STRAPS



DEBUG/EV FEATURE: MEASUREMENT HEADERS



NEVER SHORT!
MEASUREMENT ONLY

SMI/STPCLK INJECTION
SMA CONNECTORS

8

7

6

5

4

3

2

1

REVISION HISTORY

REV C0

MADE PUBLIC VERSION
CHANGED TO BPAGE PUBLIC

REV C1

REMOVED OLD DOC NO.

REV C2

P24 CHANGED R7V8 FROM EMPTY 10K TO POPULATED 8.2K
PAGE 2 ADDED AGP 4X TO DVO BLOCK
PAGE 4 REMOVED NS NOTE
PAGE 11 UPDATED STRAPPING TABLE

D

D

C

C

B

B

A

A

REVISION HISTORY

DRAWING 855GMEFB.SCH 1.69 Tue May 18 15:33:03 2004	INTEL CORPORATION 5000 W. CHANDLER BLVD CHANDLER, AZ 85226	DOCUMENT NUMBER 30117601	PAGE 69	REV C2
--	--	-----------------------------	------------	-----------

8

7

6

5

4

3

2

1