

INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD

CONTENTS

PAGE #	COMPONENT / FUNCTION
1	TITLE / TABLE OF CONTENTS
2	VOLTAGE TABLE
3	DEVICE TABLE
4-9	SYSTEM, IRQ, RESET, CLOCK, AND VR
10-13	PROCESSOR P0/P1
14	PROCESSOR P0/P1 DECOUPLING
15	ITP
16-18	MCH
19	CKX_SKS CLOCK GENERATOR
20	MECC CONNECTOR
21	DRCG RAMBUS CLOCK GENERATORS
22	AGP CONNECTOR
23-24	ICH2
25-28	PCI33 SLOTS 0-2 AND TERMINATION
29	IDE
30	P54H
31-33	PCI64 SLOTS 0-1 AND TERMINATION
34	HECETA4
35	GLUECHIP3
36	FIRMWARE HUB
37	SUPER I/O
38-41	LEGACY I/O
42-43	USB AND WAKE ON USB
44-48	AUDIO 1881 AND SUPPORT CIRCUITRY, BATTERY
49	FRONT PANEL HEADER / SPEAKER
50	LAN / 82562EM
51	VREF CIRCUITS AGP, RSL, GTL+ AND HUB INTERFACE
52	POWER AND MICS. CONNECTORS
53	PROCESSOR VOLTAGE REGULATORS
54	VOLTAGE REGULATORS AGP, 1.8V, SB1.8V
55	FAN SPEED CONTROL AND CONNECTORS
56	IDROM, SMBUS CLOCK MUXING, VID CIRCUIT
57	FAN MUX, MOUNTING HOLES, PLD CIRCUIT, SB LED
58	SPARE COMPONENTS
59-67	COMPONENT AND SIGNAL CROSS REFERENCE

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENCE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME, WITHOUT NOTICE.

DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED RESERVED OR UNDEFINED. INTEL RESERVES THESE FOR FUTURE DEFINITION AND SHALL HAVE NO RESPONSIBILITY WHATSOEVER FOR CONFLICTS OR INCOMPATIBILITIES ARISING FROM FUTURE CHANGES TO THEM.

THE INTEL(R) 860 CHIPSET AND INTEL(R) XEON(TM) PROCESSOR MAY CONTAIN DESIGN DEFECTS OR ERRORS KNOWN AS ERRATA WHICH MAY CAUSE THE PRODUCT TO DEVIATE FROM PUBLISHED SPECIFICATIONS. CURRENT CHARACTERIZED ERRATA ARE AVAILABLE ON REQUEST.

I2C IS A TWO-WIRE COMMUNICATIONS BUS/PROTOCOL DEVELOPED BY PHILIPS. SMBUS IS A SUBSET OF THE I2C BUS/PROTOCOL AND WAS DEVELOPED BY INTEL. IMPLEMENTATIONS OF THE I2C BUS/PROTOCOL MAY REQUIRE LICENCES FROM VARIOUS ENTITIES, INCLUDING PHILIPS ELECTRONICS N.V. AND NORTH AMERICAN PHILIPS CORPORATION.

ALERT ON LAN IS A RESULT OF THE INTEL-IBM ADVANCED MANAGEABILITY ALLIANCE AND A TRADEMARK OF IBM.

COPIES OF DOCUMENTS WHICH HAVE AN ORDERING NUMBER AND ARE REFERENCED IN THIS DOCUMENT, OR OTHER INTEL LITERATURE, MAY BE OBTAINED BY CALLING 1-800-548-4725 OR BY VISITING INTEL'S WEBSITE AT [HTTP://WWW.INTEL.COM](http://www.intel.com)

INTEL AND XEON ARE TRADEMARKS OR REGISTERS TRADEMARKS OF INTEL CORPORATION OR ITS SUBSIDIARIES IN THE UNITED STATES AND OTHER COUNTRIES.

COPYRIGHT (C) INTEL CORPORATION 2001.

*OTHER NAMES AND BRANDS MAY BE CLAIMED AS THE PROPRTY OF OTHERS.

SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		TITLE / TABLE OF CONTENTS	
		REV:	1.0
INTEL	PLATFORM APPS ENG.	LAST REVISED:	
1900 PRAIRIE CITY ROAD		Fri May 18 13:49:12 2001	
FOLSOM, CALIFORNIA 95630		SHEET:	1

VOLTAGE TABLE

SYMBOL	NETNAME		PAGE
* +12V :	+12V	: POWER SUPPLY OUTPUT	: P. 52
* +3.3V :	+3_3V	: POWER SUPPLY OUTPUT	: P. 52
* -12V :	-12V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	AGP_VDDQ	: VOLTAGE REGULATOR OUTPUT FROM +3.3V	: P. 52
* N\A :	GND	: SYSTEM DC GROUND	
* N\A :	P12V_CPU	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	COIL_P12V_CPU	: POWER SUPPLY OUTPUT	: P. 53
* +1.8V :	P1_8V	: VOLTAGE REGULATOR OUTPUT FROM +12V	: P. 54
* +5V :	P5V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	SB1_8V	: VOLTAGE REGULATOR OUTPUT FROM SBSV	: P. 54
* SBSV :	SBSV	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	SB2_5V	: VOLTAGE REGULATOR OUTPUT FROM SBSV ON MEC	: P. 20
* SB3V :	STANDBY3V	: POWER SUPPLY OUTPUT	: P. 52
* N\A :	UCC_CORE	: VR OUTPUT FROM P12V_CPU	: P. 53
* N\A :	UCC3_CLK	: CK00 FILTERED POWER FROM +3.3V	: P19
* N\A :	DRCGA_3_3V	: DRCGA FILTERED POWER FROM +3.3V	: P21
* N\A :	DRCGB_3_3V	: DRCGB FILTERED POWER FROM +3.3V	: P21
* N\A :	AGND	: FILTERED GND FOR SERIAL, PARALLEL, USB, KEYBRD, MOUSE	: P38
* N\A :	AUD_GND	: FILTERED GND ISLAND FOR AUDIO	: P48
* N\A :	AUD_VCC	: +5V VOLTAGE REGULATOR OUTPUT FROM +12V	: P47
* N\A :	CHGND	: CHASSIS GND	: P50

DRAWING

VOLTAGE TABLE

SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		VOLTAGE TABLE	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630		LAST REVISED: Thu May 17 14:04:38 2001	
		REV:	1.0
		SHEET:	2

DEVICE TABLE

DEVICE	POWER	PINS
MCH U6D1	+1.8V	AE AC22 AC23 AC24 AC25 AD8 AD9 AD10 AD11 AD16 AD17 AD22 AD23 AD24 AD25 AE7 AE8 AE9 AE10 AE11 AE16 AE17 AE22 AE23 AE24 AE25 AF22 AF23 AF24 AF25 AG7 AG8 AG9 AG10 AG11 AG12 AG14 AH2 AH5 AJ9 AJ11 AK1 AK4 AK7 AL14 AM3 AM6 AM9 B3 D2 F1
PAGES 16-18	VCC_CORE	AB2 AB5 AB7 AD1 AD4 AD7 AF3 AF6 AF9 AF11 AG5 AG10 AG12 AG14 AH2 AH5 AJ9 AJ11 AK1 AK4 AK7 AL14 AM3 AM6 AM9 B3 D2 F1
	AGP_VDDQ	AG30 AJ32 AK27 AL19 AL25 AM23 AM29
	GND	A12 A13 A14 A15 A18 A19 A22 A23 A25 AA1 AA4 AA7 AAB AAB AAB A10 A11 A16 A17 A22 A23 A24 A25 AC2 AC3 AC6 AC7 AC12 AC13 AC14 AC15 AC16 AC17 AC18 AC19 AC20 AC21 AC22 AC23 AC24 AC25 AC26 AC27 AC28 AC29 AC30 AC31 AC32 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 AD32 AE2 AE5 AE7 AE12 AE13 AE14 AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25 AE26 AE27 AE28 AE29 AE30 AE31 AE32 AF10 AF11 AF12 AF13 AF14 AF15 AF16 AF17 AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25 AF26 AF27 AF28 AF29 AF30 AF31 AG4 AG8 AG15 AG16 AG24 AHB AH14 AH22 AH28 AH31 AJ3 AJ6 AJ13 AJ20 AJ26 AK10 AK18 AK24 AK30 AL5 AL6 AL7 AL8 AL9 AL10 AL11 AL12 AL13 AL14 AL15 AL16 AL17 AL18 AL19 AL20 AL21 AL22 AL23 AL24 AL25 AL26 AL27 AL28 AL29 AL30 AL31 AL32 AM1 AM2 AM3 AM4 AM5 AM6 AM7 AM8 AM9 AM10 AM11 AM12 AM13 AM14 AM15 AM16 AM17 AM18 AM19 AM20 AM21 AM22 AM23 AM24 AM25 AM26 AM27 AM28 AM29 AM30 AM31 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 AN16 AN17 AN18 AN19 AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 AN28 AN29 AN30 AN31 AP1 AP2 AP3 AP4 AP5 AP6 AP7 AP8 AP9 AP10 AP11 AP12 AP13 AP14 AP15 AP16 AP17 AP18 AP19 AP20 AP21 AP22 AP23 AP24 AP25 AP26 AP27 AP28 AP29 AP30 AP31 AR1 AR2 AR3 AR4 AR5 AR6 AR7 AR8 AR9 AR10 AR11 AR12 AR13 AR14 AR15 AR16 AR17 AR18 AR19 AR20 AR21 AR22 AR23 AR24 AR25 AR26 AR27 AR28 AR29 AR30 AR31 AS1 AS2 AS3 AS4 AS5 AS6 AS7 AS8 AS9 AS10 AS11 AS12 AS13 AS14 AS15 AS16 AS17 AS18 AS19 AS20 AS21 AS22 AS23 AS24 AS25 AS26 AS27 AS28 AS29 AS30 AS31 AT1 AT2 AT3 AT4 AT5 AT6 AT7 AT8 AT9 AT10 AT11 AT12 AT13 AT14 AT15 AT16 AT17 AT18 AT19 AT20 AT21 AT22 AT23 AT24 AT25 AT26 AT27 AT28 AT29 AT30 AT31 AU1 AU2 AU3 AU4 AU5 AU6 AU7 AU8 AU9 AU10 AU11 AU12 AU13 AU14 AU15 AU16 AU17 AU18 AU19 AU20 AU21 AU22 AU23 AU24 AU25 AU26 AU27 AU28 AU29 AU30 AU31 AV1 AV2 AV3 AV4 AV5 AV6 AV7 AV8 AV9 AV10 AV11 AV12 AV13 AV14 AV15 AV16 AV17 AV18 AV19 AV20 AV21 AV22 AV23 AV24 AV25 AV26 AV27 AV28 AV29 AV30 AV31 AW1 AW2 AW3 AW4 AW5 AW6 AW7 AW8 AW9 AW10 AW11 AW12 AW13 AW14 AW15 AW16 AW17 AW18 AW19 AW20 AW21 AW22 AW23 AW24 AW25 AW26 AW27 AW28 AW29 AW30 AW31 AX1 AX2 AX3 AX4 AX5 AX6 AX7 AX8 AX9 AX10 AX11 AX12 AX13 AX14 AX15 AX16 AX17 AX18 AX19 AX20 AX21 AX22 AX23 AX24 AX25 AX26 AX27 AX28 AX29 AX30 AX31 AY1 AY2 AY3 AY4 AY5 AY6 AY7 AY8 AY9 AY10 AY11 AY12 AY13 AY14 AY15 AY16 AY17 AY18 AY19 AY20 AY21 AY22 AY23 AY24 AY25 AY26 AY27 AY28 AY29 AY30 AY31 AZ1 AZ2 AZ3 AZ4 AZ5 AZ6 AZ7 AZ8 AZ9 AZ10 AZ11 AZ12 AZ13 AZ14 AZ15 AZ16 AZ17 AZ18 AZ19 AZ20 AZ21 AZ22 AZ23 AZ24 AZ25 AZ26 AZ27 AZ28 AZ29 AZ30 AZ31
PROCESSORS	+3.3V	AE28, AE29
U7H1	GND	A11, A21, A27, A29, A5, AA15, AA17, AA2, AA23, AA30, AB1, AB31, AC30, AD31AA9, AB11, AB21, AB27, AB5, AC13, AC19, AC2, AC25, AC7, AD15, AD17, AD23
UBE1	GND	AD3, AD9, AE11, AE2, AE21, AE27, B15, B17, B2, B23, B28, B9, B30, C1, C31, C13, C19, C25, C29, C7, D11, D30, D2, D21, D27, D28, D5, E1, E15, E17
PAGES 10-13	VCC_CORE	E23, E29, E9, F13, F19, F2, F25, F28, F7, G1, G31, G25, G27, G29, G3, G5, G7, G9, H2, H4, H26, H28, H4, H6, H8, H30, J1, J31, J23, J25, J27, J29
	VCC_CORE	J3, J5, J7, J9, K2, K24, K26, K28, K4, K6, K8, K30, L1, L31, L23, L25, L27, L29, L3, L5, L7, L9, M2, M24, M26, M28, M4, M6, M8, M30, N30, N2, N24, N26
	VCC_CORE	N28, N4, N6, N8, P23, P25, P27, P29, P3, P5, P7, P9, P1, P31, R30, R2, R24, R26, R28, R29, R31, T12, T13, T14, T15, T19, T19, T20, T21, T22, T23, T25, T27, T9, U2, U24
	VCC_CORE	U8, U28, U4, U6, U8, U23, U25, U27, U29, U3, U5, U7, U9, U1, U31, N30, M2, M24, M26, M28, M4, Y13, Y19, Y25, Y5, Y7
	VCC_CORE	AB0, AD30, AC31, AB30, AB31, AA1, A14, A18, A2, A24, A28, AB, AA12, AA20, AA26, AA4, AA6, AB14, AB18, AB2, AB24, ABB, AC10, AC16, AC22, AC3, AC4, AD12, AD2
	VCC_CORE	AD20, AD26, AD6, AE14, AE18, AE24, AE3, AE8, B4, B31, C30, D1, D31, B12, B20, B26, B29, B6, C10, C16, C2, C22, C28, C4, D14, D18, D24, D29, D8, E12
	VCC_CORE	E30, F1, F31, G30, H1, H31, E2, E20, E26, E28, E6, E31, F30, F10, F16, F22, F29, F4, G2, G24, G26, G28, G4, G6, G8, H23, H25, H27, H29, H3, H5, H7, H9, J2, J24, J26
	VCC_CORE	J30, K1, K31, L30, M1, M31, J28, J4, J6, J8, K23, K25, K27, K29, K3, K5, K7, K9, L2, L24, L26, L28, L4, L6, L8, M23, M25, M27, M29, M3, M5, M7, M9, N23, N25
	VCC_CORE	N1, N31, P30, R1, R31, T30, N27, N29, N3, N5, N7, N9, P2, P24, P26, P28, P4, P6, P8, R23, R25, R27, R29, R3, R5, R7, R9, T2, T24, T26, T28, T4, T6, T8, T1, T31, U30, U23
	VCC_CORE	U1, U31, V30, W1, W31, Y30, U25, U27, U29, U3, U5, U7, U9, U2, U24, U26, U28, U4, U6, U8, W25, W27, W29, Y1, Y31, Y10, Y16, Y2, Y22
ICH2 U6B3	+3.3V (VCCA_CLK)	E14, E15, E16, E17, E18, F18, G18, H18, J18, P18, R18, R5, T5, U5, V5, V6, V7, V8
	GND	A1, A10, A2, A21, A22, AA1, AA2, AA21, AA22, AB1, AB2, AB21, AB22, B1, B10, B2, B21, B22, B3, B9, C2, C3, C4
PAGES 23-24	+1.8V	C9, D3, D5, D6, D7, D8, D9, E6, E7, E8, E9, J10, J11, J12, J13, J14, J9, K1, K10, K11, K12, K13, K14, K9, L10, L11
	+1.8V	L12, L13, L14, L9, M10, M11, M12, M13, M14, M9, N10, N11, N12, N13, N14, N9, P10, P11, P12, P13, P14, P9
	+1.8V	D10, D2, E5, K19, L19, P5, U9
	SB1_8V	H5, J5, V14, V15, V16
	SB5V	V19
	VCC_CORE	D12, D13
P64H U3D1	+3.3V	E11, E13, E5, E7, E9, F14, F4, H17, J13, J5, L13, M13, M5, N12, N6, P7
PAGE 30	+1.8V	N11, N7, N9, P10, P8
	GND	A1, A17, B12, B6, B9, C3, D16, E12, E14, F13, F16, F2, F5, G13, H10, H8, H9, J10, J8, J9, K10, K2, K8, K9, L5, M16, N13, P12, P2, P6, P9, R15, R16, T10, T13, T7, U1, U17
CKX_SKS U4F2	+3.3V	4, 10, 16, 22, 27, 29, 36, 38, 43, 49, 56
PAGE 19	GND	1, 7, 13, 19, 24, 32, 33, 37, 40, 46, 53
DRCG'S U4E2 U4F1	+3.3V	3, 9, 16, 22
	+1.8V	10
	+3.3V (VCCA_CLK)	1
PAGE 21	GND	4, 5, 8, 13, 17, 21
HECETA4 U7B2	+3.3V	4, 13
	+5V	12
	SB2_5V	14
	VCC_CORE	15
PAGE 34	GND	3
	+5V	16
	GND	7
	+5V	16
	GND	8
	+5V	14
	GND	7
	+3.3V	20
	GND	10

DEVICE TABLE

SCHEMATIC TITLE:
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD


PAGE TITLE:
DEVICE TABLE

REV: 1.0

INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630

LAST REVISED: Thu May 17 14:04:35 2001


SHEET: 3



SYSTEM BLOCK DIAGRAM

DRAWING


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SYSTEM BLOCK DIAGRAM		SHEET: 4
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:30 2001	



IRQ DIAGRAM

DRAWING


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: IRQ DIAGRAM		SHEET: 5
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:25 2001	



DRAWING

RESET DIAGRAM


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD			REV: 1.0
PAGE TITLE: RESET DIAGRAM			SHEET: 6
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:04:22 2001		



CLOCKING BLOCK DIAGRAM

DRAWING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE: CLOCKING BLOCK DIAGRAM		
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 13:50:54 2001	REV: 1.0 SHEET: 7



DRAWING

POWER GOOD AND CPU VR BLOCK DIAGRAM




SCHEMATIC TITLE:		INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE:		PWR GD AND CPU VR BLOCK DIAGRAM	
INTEL	PLATFORM APPS ENG.	LAST REVISED:	REV: 1.0
1900 PRAIRIE CITY ROAD		Thu May 17 14:04:13 2001	
FOLSOM, CALIFORNIA 95630		SHEET: 8	

SMBUS PARTITION1

PARTITION SELECT = 10, 11

SMBUS PARTITION2

PARTITION SELECT = 00




S0	S1	SMBUS PARTITION
0	0	PAR2
0	1	PAR3
1	X	PAR1

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SMBUS ADDRESS PARTITION		SHEET: 9
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 13:54:44 2001	

DRAWING

SMBUS ADDRESS PARTITION



742640-002


742640-002

742640-002

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR 0		SHEET: 11
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:59 2001	

DRAWING


PROCESSOR 0 / POWER GROUND & RESERVED



SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR 1		SHEET: 13
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:49 2001	

DRAWING

PROCESSOR 1 / POWER GROUND & RESERVED







PROCESSOR 0

PROCESSOR 1

PROCESSOR P0 / P1 DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PROCESSOR DECOUPLING		SHEET: 14
INTEL 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:44 2001	

DRAWING




DRAWING

ITP

ROOM=ITP

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: ITP		SHEET: 15
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:39 2001	



DRAWING: ROOM=MCH MCH

A10509-001


SCHMATIC TITLE: INTEL (R) 860 CHIPSET CUSTOMER REFERENCE BOARD

PAGE TITLE: MCH

REV: 1.0


INTEL PLATFORM APPS ENG. LAST REVISED: Thu May 17 14:03:33 2001

FOLSOM, CALIFORNIA 95630 SHEET: 16




CAD NOTE:
ROUTE TDR TEST STRUCTURE TO WITHIN 2" OF RAMBUS CHANNEL
ROUTE TRACE WITH REPRESENTATIVE BENDS AND GROUND FILLS
MUST BE > 4" LONG

1.8V BULK DECOUPLING



DRAWING



CAD NOTE:
PLACE CLOSE TO MCH

HLA: DEFAULT
50 OHM ENHANCED MODE
(EMPTY FOR NORMAL MODE)

HLB: DEFAULT
50 OHM ENHANCED MODE
(25 OHM RESISTOR)


CAD NOTE:
NO UNTERMINATED TRACES
ON THE BOARD
FOR THESE NETS.

CAD NOTE:
MUST BE PLACED
WITHIN 0.5" OF THE MCH

CAD NOTE:
HLBSWNG_B MUST BE
LESS THAN 4"

MCH

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: MCH		SHEET: 17
ROOM=MCH	INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:27 2001




DRAWING

MCH

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: MCH	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:03:21 2001
REV: 1.0	SHEET: 18

MULT	SYSTEM BUS	RAMBUS CLK	MULT0	MULT1
X3	100	300	0	1
X4	100	400	1	1

NOTE: ONLY 400MHZ RAMBUS CLOCK IS SUPPORTED
FOR SYSTEMS USING THE MEC.
THIS PLATFORM ONLY SUPPORTS 400 BECAUSE IT USES A MEC.



FUNCTION	S0	S1
NORMAL	0	0
BYPASS	1	0
TEST	1	1
OUTPUT TEST (0E)	0	1

DECISION TO POPULATE C3F13 AND C4F8 SHOULD BE MADE BY THE CLOCK TO DATA CENTERING VALUE TQ.


ROOM=DRCG0
ROOM=DRCG1

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: DRCG* (RAMBUS CLOCK)	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Fri May 18 14:01:20 2001 SHEET: 21

DRAWING


DRCG* (RAMBUS CLOCK)

IC U6B2




723347-017

U6B2 IC



723347-017




U6B2 IC



723347-017

DRAWING


ICH2



CAD NOTE:
5 CAPS FOR IDE
5 CAPS FOR PCI

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=ICH2
PAGE TITLE: ICH2		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:56 2001	SHEET: 23

CONFIGURE JUMPER	
1-2 NORMAL	
2-3 CONFIGURE	
OFF RECOVERY	



723347-017


ICH2

NOTE: DIFF PAIR MATCHED IMPEDANCE 90 OHM


SCHEMATIC TITLE:		ROOM=ICH2
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE:	ICH2	REV: 1.0
INTEL PLATFORM APPS ENG.	LAST REVISID:	SHEET: 24
1900 PRAIRIE CITY ROAD	Thu May 17 14:02:51 2001	
FOLSOM, CALIFORNIA 95630		

DRAWING

THIS CONN IS THIRD TO ICH2
 PCI CONN 1, DEVICE 9 (9H), IDSEL AD<25>, PCI0_33MHZ.CLK, REQ<0>




CAD NOTE:
 PLACE RP3B2 CLOSE TO
 THE AD LINES




DRAWING

PCI CONNECTOR 1 AND DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=PCI1
PAGE TITLE: PCI CONNECTOR 1		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:45 2001	SHEET: 25






CAD NOTE:
PLACE RP3B2 CLOSE TO
THE AD LINES



PCI CONNECTOR 2 AND DECOUPLING

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=PCI2
PAGE TITLE: PCI CONNECTOR 2		REV: 1.0
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:41 2001	SHEET: 26


DRAWING



DRAWING

PCI33 TERMINATION

ROOM=PCI33_TERM	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI33 TERMINATION	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:31 2001
REV: 1.0	SHEET: 28



CAD NOTE:
PLACE CLOSE TO SIO



CAD NOTE:
PLACE CLOSE TO SIO

ROOM=IDEPRI
ROOM=IDESEC

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: IDE PRIMARY / SECONDARY		SHEET: 29
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:25 2001	

IDE PRIMARY / SECONDARY

DRAWING




THIS CONN IS FIFTH FROM ICH2
PCI164 CONN 1, DEVICE 8 (8H), IDSEL P66_AD<24>, PCI0_66MHZ_CLK, REQ<0>

PCI164 SLOT 1
3.3 VOLT SLOTS

201082-292
TH
J1B1

201082-292
TH
J1B1



SLOT 1

CAD NOTE:
PLACE RPS3 CLOSE TO
THE AD LINES.

CAD NOTE:
10.01 UF CAP SHOULD BE <0.25 INCHES
IF FROM M56EN PIN

ROOM=PCI66_1


DRAWING

PCI164 SLOT 1

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PCI164 SLOT1	
REV: 1.0	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:15 2001
SHEET: 31	

NOTES:

- * PLACE 1000PF CAP CLOSE TO HECETA
- * DIFFERENTIAL PAIR 10 MIL TRACING WITH 10 MIL SPACING WITH GROUND GUARD TRACES ON EACH SIDE FOR THERMDP THERMDN
- * HECETA4 VID[0..4] HAS INTERNAL WEAK PULL-UP (<100K).




DRAWING

HECETA 4

ROOM=HECETA

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: HECETA 4	
REV: 1.0	SHEET: 34
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:02:02 2001





DRAWING

GLUECHIP 3

SCHEMATIC TITLE:		ROOM=GLUE
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE:		REV:
GLUECHIP 3		1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:58 2001	SHEET: 35

TBL# JUMPER SETTINGS	
2-3	LOCK ENABLE
NO JUMPER	LOCK DISABLE




NEED SPACE FOR SOCKET 201138-032

CAD/DESIGN NOTE: ALL PINS MUST HAVE TP'S TO SUPPORT FLASH PROGRAMMING

DRAWING



FIRMWARE HUB

SCHEMATIC TITLE:		ROOM=FWH
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		
PAGE TITLE:		
FIRMWARE HUB		REV: 1.0
INTEL PLATFORM APPS ENG.	LAST REVISED:	SHEET: 36
1900 PRAIRIE CITY ROAD	Thu May 17 14:01:53 2001	
FOLSOM, CALIFORNIA 95630		




+3.3V


U7C1
IC
LPC47B27
REV_A



+3.3V



+3.3V




+3.3V

ROOM=510

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: LPC47B272 SUPER I/O		SHEET: 37
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:49 2001	

DRAWING

LPC47B272 SUPER I/O




DRAWING

PS2 KEYBOARD AND MOUSE

ROOM=PS2_MOUSE


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: PS2 KEYBOARD AND MOUSE		SHEET: 38
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:45 2001	



SERIAL PORT

DRAWING


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=SERIAL
PAGE TITLE: SERIAL PORT		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:41 2001	SHEET: 39



DRAWING

PARALLEL PORT

ROOM=PARALLEL	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: PARALLEL PORT	
REV: 1.0	SHEET: 40
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:37 2001



ROOM=USB

SCHEMATIC TITLE:
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD


PAGE TITLE:
USB CONNECTORS

INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630
LAST REVISED: Thu May 17 14:01:26 2001

REV:
1.0
SHEET:
42

DRAWING

USB CONNECTORS




ROOM=USB_WAKE

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: WAKE ON USB	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:21 2001 SHEET: 43

DRAWING


WAKE ON USB



DRAWING

AD1881 AUDIO CODEC


SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		ROOM=AUDIO
PAGE TITLE: AD1881 AUDIO CODEC		REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:18 2001	SHEET: 44



DRAWING

LINE IN / OUT

ROOM=AUDIO	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: LINE IN / OUT	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:12 2001
REV: 1.0	SHEET: 45






ROOM=AUDIO

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: MICROPHONE IN		SHEET: 46
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:08 2001	

MICROPHONE IN


DRAWING




DRAWING

AUDIO NET & VREG

ROOM=AUDIO	
SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: AUDIO NET & VREG	REV: 1.0
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:01:03 2001
	SHEET: 47




CHASSIS INTRUSION




AUDIO CONNECTOR

BATTERY



CAD NOTE:
PLACE NEAR ICH




CHASSIS INTRUSION, AUDIO AND BATTERY

ROOM=STACKED AUDIO
ROOM=INTRUSION

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: CHASSIS INTRUSION & AUDIO		SHEET: 48
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:58 2001	

FUNCTION	ISOL_TCK	ISOL_TI	ISOL_EX
NORMAL	0	0	0
XOR	0	1	1
ISOLATE	1 (1-4)	1 (2-5)	1 (3-6)



CAD NOTE:
PLACE NEXT TO PINS 19, 23

82562EM + (LAN W/AOL)

ROOM=LAN

SCHEMATIC TITLE:
INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD

PAGE TITLE:
82562EM + (LAN W/AOL)


REV:
1.0

INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630


LAST REVISED:
Thu May 17 14:00:48 2001

SHEET:
50


VREF CIRCUIT FOR AGP 4X



VREF CIRCUITS FOR RAMBUS




VREF CIRCUITS FOR HUB INTERFACE




DEFAULT FOR 60 OHM NORMAL OPERATION

VREF CIRCUIT FOR HUB INTERFACE A



VREF CIRCUIT FOR HUB INTERFACE B

NOTE: 0 OHM RESISTORS FOR HL VREF MARGINING! DIVIDER RESISTORS AND 1 CAP PLACE AT MIDPOINT OF BUS




SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD	
PAGE TITLE: AGP, RSL, GTL+ & HL VREF	
REV: 1.0	
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:42 2001
	SHEET: 51

AGP, RSL, GTL+ & HUB LINK VREF CIRCUITS

DRAWING




WTX PSU SIGNAL TABLE
 PS_ON = 10K PULL UP TO 5VSB INTERNAL TO PSU
 FAN_C = 10K PULL UP TO 5V INTERNAL TO PSU
 SLEEP = 10K PULL UP TO 3.3V AUX INTERNAL TO PSU
 PS_OK = 10K PULLUP TO 5V INTERNAL TO PSU



CAD NOTES:
 *ROUTE 5V_SENSE AND 5V_SENSE_RTN IN PARALLEL TO 5V & GND NEAR CENTER OF BASEBOARD. ADD 20 MILS CLEARANCE ON BOTH SIDED OF THE PAIRS.
 *ROUTE 3.3V_SENSE AND 3.3V_SENSE_RTN CLOSE TO AGP CONNECTOR. ADD 20 MILSCLEARANCE ON BOTH SIDE OF THE PAIRS.

CAD NOTE:
 OBTAIN POWER GROUP INPUT ON ROUTING OF SENSE LINES

CAD NOTES:
 * PLACE 0.1UF IN THE MIDDLE OF PWR_GD_PS NET.
 *PLACE 470PF CLOSE TO CONNECTOR




ROOM=PWRCONN_BASE

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: POWER SUPPLY CONNECTORS		SHEET: 52
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:37 2001	

POWER SUPPLY CONNECTORS

DRAWING




NOTE:
HEAT-SINK FOR UR IS IPN 701073-001
HEAT-SINK CLIP IS IPN XXXXXX-XXX

DRAWING


CPU VOLTAGE REGULATORS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: CPU VOLTAGE REGULATORS		SHEET: 53
INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:31 2001	ROOM=UR



AGP PRO TERMINATION



1.8V REGULATOR



STANDBY 1.8 V REGULATOR




SCHEMATIC TITLE:		INTEL (R) 860 CHIPSET CUSTOMER REFERENCE BOARD	REV:
PAGE TITLE:		VOLTAGE REGULATORS	1.0
ROOM=POWER_SEQ	ROOM=V_AGP	ROOM=1_8VREG	ROOM=VREG_SB1_BV
INTEL	PLATFORM APPS ENG.	LAST REVISED:	SHEET:
1900 PRAIRIE CITY ROAD	FOLSOM, CALIFORNIA 95630	Thu May 17 14:00:25 2001	54

VOLTAGE REGULATORS


DRAWING

CAD NOTES:
 +12V TRACE TO PNP = 100MILS
 +12 VOLT TRACE TO FAN HEADERS = 100MILS
 BUTTERFLY PLANE 1 ON Q12
 LOCATE ON BOARD EDGE NEAR AIR FLOW


NOTE:
 * D-PACK NEEDS 1 SQ PLANE ON TOPSIDE WITH VIA TO GROUND PLANE.
 * LOCATE RT3H1 AWAY FROM Q3H3 1-2.



CPU FAN HEADERS




FAN MUX



SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: FAN CONTROL		SHEET: 55
ROOM=FAN_CONTROL	INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 14:00:20 2001

DRAWING



DRAWING

SPARE COMPONENTS

SCHEMATIC TITLE: INTEL(R) 860 CHIPSET CUSTOMER REFERENCE BOARD		REV: 1.0
PAGE TITLE: SPARE COMPONENTS		
INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630	LAST REVISED: Thu May 17 13:59:59 2001	SHEET: 58