

Modular Reference Design System Electronics Board

History

- Changes made to Revision E.
1. Removed CS_Bn#[5:0]. Tied CS_Bn# to CS_An# at DIMM connectors.
 2. Changed WE_B#, SCAS_B# and SRAS_B# to WE_A#, SCAS_A#, SRAS_A# on J17
 3. Changed WE_A#, SCAS_A# and SRAS_A# to WE_B#, SCAS_B# and SRAS_B# on J16.
 4. Pin K25 of the CPU connector has been changed from reserved to VCC_CMOS.
 5. A20M#, INIT, SLP, IGNE NMI,INTR, STPCLK# and SMI are now pulled up to VCC_CMOS.
 6. A20M#, INIT, SLP, IGNE NMI,INTR, STPCLK# and SMI have series resistors and 680 ohm pullups from 2.7K pullups.
 7. Removed Pullup on FERR#: Processor assembly or interposer cards must pull this signal up.
 8. Modified Boot Block flash to support 28F004B5.
 9. Removed Series resistor from MAB12#. Processor Assembly must configure BX FSB frequency.
 10. Removed flash daughter card from schematics.
 11. Changed MAB12#_R net to FQS.
 12. Removed FQS pullups(formerly MAB12#_R).
 13. Added R308 as series termination on BXDCLKO.
 14. Update RTC Crystal section.
 15. Removed speaker connector.
 16. Pin names A01-A09 changed to A1-A9 on ISA and DIMM connectors
 17. Changed FB1-FB4, FB9 part # to BLM41P750S, 75 Ohm/100 MHz/3 A

Changes made to Revision D.

1. Added Signals PWROK(A24) +12V(A33) MB12#_R(B33) to J19A.
2. Moved J20
3. Added C229 to -PCIRST

Changes made to Revision C.

1. Tied VBAT (pin 65) to 3.3V on Super I/O.
- Changes made to Revision B.

1. Swapped AD23 and AD19 on 400 pin connector.
2. Separated CSEL on IDE0 and IDE1
3. Swapped pins 1 and 3 (V5 with TP) on CPU-Fan connector.
4. Tied VBAT (pin 65) to 5.0V on Super I/O.
5. Changed RP48 to 4.7K. (Pullups for mouse and keyboard.)
6. Inverted POWERON# signal (SUSC#) from PIIX4 to control soft-on feature.
7. Changed Bulk decoupling on +12 and -12 to 2x220uF from 2x400uF.
8. Changed Bulk decoupling cap C154 from 10uF to 47uF to reduce BOM line items.

Revision E


THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title	
Doc	Document Number
Date	Revision
15. 2001	1
Sheet	1 of 2
Changes	



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File		Block Diagram
Doc	Doc Number	Rev
Date	Revision	Sheet
		2 of 2
		E




Socket 1

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Slave address 10100001b


4.5.7.8.5.14 SDRAM

4.5.7.8.5.14 SDRAM



Socket 2





Note: R11 and R12 should be placed as close as possible to U1

Staff only to enable stopping of clocks

Keep crystal close to clock and caps close to crystal. All lead lengths should be equal.

This circuit is only used for TX/Pentium Designs. Note only two DIMMs are supported.


These caps can be tuned to change delay through buffer.

This circuit is only used for EX/PentiumII Designs. Note three DIMMs are supported.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	Clocks
Doc Number	
Rev	E
Date	February 15, 2001
Sheet	8 of 22

ISA Pullups



Note IR08 Pull-up
is on PIX4 page

13,14,16 RC01

13,14,16 RC02

13,14,16 RC03

13,14,16 RC04

13,14,16 RC05

13,14,16 RC06

13,14,16 RC07

13,14,16 RC08

13,14,16 RC09

13,14,16 RC10

13,14,18 RC11

13,14,18 RC12

13,14,18 RC13

13,14,18 RC14


13,14,18 RC15

14,18 DR05

14,18 DR06

14,18 DR07

PCI Pullups



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



J7/A8 V5_0:
 A5, A8, A10, A16, A59, A61, A62 | A1, A3, A4
 B5, B6, B19, B22, B59, B61, B62

J7/B8 V2_3:
 A21, A27, A33, A39 A45, A53
 B57, B31, B56, B41, B43, B54

J7/G8 NC:
 A9, A11, A14, A19
 B10, B14

J7/H8 GND:
 A12, A13, A18, A24, A30, A35, A37, A42, A48, A56
 B3, B12, B13, B15, B17, B28, B34, B38, B46, B49,
 B57

J7/J8 +12V: A2
 -12V: B1




PCI SLOT 1

PCI SLOT 0

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN PROVIDED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


File	PCI Slots 0 & 1
Docuement Number	
Rev	E
Date	FRM016, Rev. 15, 2001
Sheet	10 of 22




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	PCI Slot 2
Docuement Number	
Rev	E
Date	February 15, 2001
Sheet	11 of 22


Pin A3 is tied to ground per AGP Specification
REV 1.0




Stub length from connector to resistor must be less than 0.1"



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



**THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT
BEEN VERIFIED FOR MANUFACTURING AS AN END USER
PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.**



PIIX4

CPU Module must drive
CONFIG1 to indicate
Processor type
3.3V = Pentium II
0V = Pentium

Keep crystal close to PIIX4 and
caps close to crystal


Trace lengths
should be equal

Do not populate
R110



1-2 Normal Operation
2-3 Clear CMOS

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT
BEEN VERIFIED FOR MANUFACTURING AS AN END USER
PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE
MISUSE OF THIS INFORMATION.


Primary IDE Connector




Secondary IDE Connector



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




Poly fuses should be in range of 1.5A to 5A

Place these caps within 1 inch of USB Connector stack




Place As Close as Possible to PIIX4

PCB Trace 45 Ohm Matched, Routed Together Stripline width 0.015 (1 oz) 44.88/45.45 Ohm



Place As Close as Possible to PIIX4

PCB Trace 45 Ohm Matched, Routed Together Stripline width 0.015 (1 oz) 44.88/45.45 Ohm



BOTTOM of Stacked USB Connector

TOP of Stacked USB Connector

NOTE 1: USB differential traces route together (Z0- & Z0+) and (Z1- & Z1+). Must be 45 Ohm Matched Stripline width 0.015 (for 1 oz)->44.88/45.45 Ohm.

NOTE 2: Protect differential traces w/ guard traces or double space to any other signal.


NOTE 3: Place ferrites at connector.

NOTE 4: Poly-fuse min 1.5A max 5A.


THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	USB Connectors
Doc Number	Doc Number
Rev	Rev
Date	Date

ISA Slots



- 9.13.16.20 SA(190) << SB(150)
- 9.13.16.20 SB(150) << SA(190)
- 9.13 LA(23.7) << LA(23.7)




J5/J6 V5_0:
B03, B29, B31, D16

J5/J6 GND:
B01, B10, D18

J5/J6: +12V B09
-12V B07
-5V B05

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.



PARALLEL

COM0



COM1

COM0 / COM1

FLOPPY

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Port 80



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.







File	BIOS/Port 80
Docu-ment Number	
Rev	E
Date	FRM1.65000.15.2001
Sheet	20 of 22

Power Indicators



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

File	ATX Power Connector
Doc. Number	
Rev	E
Date	February 15, 2001
Sheet	21 of 22



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Title		Unused Gates
Doc No	Docament Number	Rev
Date	ESBML-65000-15-2011	Sheet 22 of 22

Intel(R) 440BX Scalable Performance Board

Revision A3

History

- Rev A3 changes
- Changed 06.04.05.07 to 01.02.03.04 respectively and changed the MOSFET to a Fairchild FDV301N and changed the pinout for the SGT-23 package to correct it.
 - Added a 270 ohm pull-up to PRDQJ page 10.
 - Corrected the MOSFET pin numbers for socket. Signal was correct in A2, but the signals were routed incorrectly.
 - Changed silkscreen to read "Flexible Intel(R) 440BX AGPset/PGA370 Processor adapter."
 - Page 3: Silkscreen pin numbers for Socket-370 on TOP and BOTTOM layers.
 - Changed R6.R7 to 270 ohms
 - Added 10k pullup
 - Changed all pin numbers to have EMPTY as their value. this way they sort together when generating BOM.
 - Page 6, BX. Removed R16.R17.R18. Added silkscreen pin numbering for BX. Added four testpoints to ground under BX. Placed tuning caps C86.87.88 within 1/2 inch of BX.
 - Page 10. Changed 3.3V power to QS3257 to 5.0V.
 - Changed R40 from 3K to 270 ohms
 - BSEL0 pulled to 3.3V. (it was pulled to 2.5V).
 - R105 changed from 680 ohms to 280 ohms.
 - HCLK0.HCLK1 routing changed. These two signals must be on same layer, bottom layer, and not traverse multiple layers.
 - Also, on connector, pin K33, HCLK0 and pin K35, HCLK1 are now swapped. This is to accommodate routing these two signals on the same (bottom) layer. Otherwise, they would have criss-crossed. This has no effect on the circuit since the clocks are tied together on baseboard.
 - The three AGTL+ test signals BRN#,HD#,HA27# had a min. of 1.6", this has been changed to a min. of 1.8".
 - The three AGTL- signals min. has been changed to 1.8" (used to be 1.6").

Rev A2 Changes

- #### HOST INTERFACE
- Changed socket370 to socket370-256
 - Removed two 74LV07As from Host Interface page since these signals are being pulled up to VCC_CMOS on baseboard
 - Removed RPI.RP2, R3.R2 pullups for CMOS signals.
 - Removed BSEL# pullup 270 ohm
 - Replaced Q1 with a MOSFET per design guide.
 - Added HRESET# termination on host interface page.
 - Added AH4 RESET pin and connected it to X4 RESET#
 - Added 650 ohm pullup to FLDJSH#
- #### VID/Test Debug/Unused
- Changed LC PLL component values per Aug 99 flexible design guide
 - Added 10K RP to VID
 - Removed 330 ohm RP from VID
 - Added CMOS conversion logic for THERMRIP#
 - Added new BSEL#,BSEL# circuitry

- #### S370-256 Power
- Removed 20 uF bypass caps. They are on the package for CUMINE, C10-C24, C30-C34

- #### BX Host Interface
- Added HRESET# termination and layout guidelines
 - BX Memory Interface
 - Changed cap on DCLKWR to 20pf from 0.1uF. Removed resistor.
 - Added 10K series resistor to MAB#12 (removed from baseboard)

Connector

- VCC_CMOS to RESERVED16
- Change BSEL# to BSEL0W

CTL+ Termination

- Added new layout guidelines per flexible design guide Aug 99
- Added our more VTT decoupling caps to bring the total to 20.
- Changed 51 ohm pullup on PRDY0# to 150 ohm

Bus Ratio/Thermal/ITP

- removed pullup on HRESET# (followed flexible design guide)
- bus 270 ohm as a pullup for STBY# on MAX1617 per datasheet typical operating circuit. This place cap directly on VCC of MAX1617 per datasheet.
- removed 10K "do not populate" resistor from STBY#.
- added "do not populate" for QS3257
- removed R48 51 ohm pullup on FERR#
- Added 20k pullup to PRDYH#, PRDY2#, PRDY2#.
- Replaced NAND gate inverters with FET for HRESET#.

Rev A1 Changes

- Removed translator logic for PREQ0#
- Removed termination resistors on BX side for CTL+
- Added 20pf load on HCLK for BX clock compensating

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights. THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE. THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


Intel(R) 440BX Scalable Performance Board

Intel(R) 440BX Scalable Performance Board

Document Number

Doc ID: 25000

Sheet 1 of 1



Voltage
Regulator
Page 11

Layout
Guidelines
Page 12


THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

Intel
Corporation
2200 W. Chandler Blvd
Chandler, AZ, 85224

File	Diagram
Part	Intel® 440BX
Doc	Intel® 440BX SDRAM Performance Board
Rev	1.0


Sheet 2 of 2

>>LAYOUT: Silkscreen, Number socket-370 on top and bottom layer.



Emulated Intel Architecture Division
5000 W. Chandler Blvd
Chandler, AZ, 85044

File: S370256 Host Interface
Rev: 1.0
Date: 10/19/93
Project: Intel 486/487 Socket 370 Performance Board



VID
Test/ Debug & Unused

AL33	NC1	TCK	AL33	YCK	10
AM3	NC2	TDI	AM3	TDI	10
AV3	NC3	TMS	AV3	TMS	10
AX3	NC4	TRST#	AX3	TRST#	10
AY3	NC5	PROG#	AY3	PROG#	10
AZ3	NC6	BRN#	AZ3	BRN#	9,10
BA3	NC7	BRN#	BA3	BRN#	9,10
BB3	NC8	BRN#	BB3	BRN#	9,10
BC3	NC9	BRN#	BC3	BRN#	9,10
BD3	NC10	BRN#	BD3	BRN#	9,10
BE3	NC11	BRN#	BE3	BRN#	9,10
BF3	NC12	BRN#	BF3	BRN#	9,10
BG3	NC13	BRN#	BG3	BRN#	9,10
BH3	NC14	BRN#	BH3	BRN#	9,10

Place within 1" of Pin
Route as a PAIR

33µF Kermet T465038M016A5
-> JAG01; FOOTPRINT: 7543 P 1µm
< 0.1 ohm route

4.7µH Murata LOG2NHR7K0T1
Tolerance: 10%
SRP: 47mΩ
Rated Current: 30mA
DCR: 0.170 ohm
1.6 V

Tantalum ±20%
ESR: 0.225 ohm
1.6 V

VID3.0

V5.0

VCC_CORE

VCC_CMOS

V3.3

THERMTRIP#

VID0

VID1


VID2

VID3


VID4

VID5

GTL+ TERMINATION RESISTORS-CPU










- 1) The trace lengths should be controlled to 1.8" min. and 4.3" max. from socket370 to BX Chipset
- 2) The stub lengths should be controlled to 0.0" min. to 2.0" max from socket 370 to R packs.
- 3) The AGTL+ bus trace width is 5 mil. not greater than 6 mils.
- 4) The edge to edge trace spacing is 12 mils. The ratio of this spacing to the dielectric thickness of the layer should be at least 2.
- 5) The minimum spacing can be decreased to 5 mils for escaping the FCPGA/PPGA areas for a length of less than 0.25"
- 6) The AGTL+ signals should be routed on the signal layer next to the ground layer (referenced to ground).
- 7) ***** TEST SIGNALS ***** Route 3 AGTL+ signals at the minimum of 1.8" for testing purposes. The 3 signals must be on the BX side. Use these three signals: BNR#, HD4# H427#.
- 8) ***** TEST SIGNALS ***** Route 5 signals next to each other at the maximum of 4.3". This is to test crossstalk. The live signals are: HD29#, HD28#, HD43#, HD3#, HD44#.



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Place one cap near every two R-packs in 603 package and place within 200 mils of BNR#.




>>> LAYOUT: 1.5V connector, AMP 104078-4 Vertical Receptacle, Top View
of ITP connector with component keep-out area.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Intel Corporation	
1999 Intel Road	
Folsom, CA 95630	
Copyright © 1999 Intel Corporation	
Doc ID: 104078-4	Rev: 1.0
File: Bus Ratio, Thermal, ITP	Page: 143
Product: Intel® Pentium® Processor Family	Sheet: 10 of 12

OTL Reference Voltage Generator



THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

Layout guideline checklist

Board

- An 8 layer board, see right for stack up
- The impedance of all signal layers are to be between 55 and 75 ohms.
- The board impedance should be between 55 and 75 ohms (65 +/- 15%).
- FR-4 material should be used for the board fab.
- The ground plane should not be split.
- If a signal must be routed for a short distance on a power plane, then use the VCC plane.
- Keep vias for decoupling caps as close to the cap pads as possible.

S370_256 Host Interface

- length of HRESET trace from CPU to BX/CPU/ITP node must be between 0.5", 1.5"
- HRESET# length of trace to 86 ohm must be between 0.5", 1.5"
- Pins AH4, X4 must be daisy chained
- capacitor site on BCLK must be within 0.5" from socket370
- Number pins on top and bottom of board. Silkscreen.
- Place C86, C87, C88 within 1/2 inch of chip
- Add 4 ground pads below BX in inner ring of balls as shown.

S370_256 Other

- PLL1, PLL2 traces < 0.1 ohm route

S370_256 Power

- VCC_CORE decoupling -- 4.7uF decoupling capacitors must be placed within the socket cavity and mounted directly on the primary side of the motherboard. The traces must be as short and wide as possible. Use 1206 package.
- VREF decoupling -- Intel recommends four or more 0.1uF caps in a 0603 package placed near VREF pins within 500 mils.
- VREF decoupling -- Make MREF short/wide 24 mils minimum
- For VTT decoupling -- place one Cap near every two R-packs in 603 package and place within 200 mils of RPACK.

440BX Host Interface

- length of HRESET trace from 443BX to BX/CPU/ITP node must be between 0.5", 1.5"
- length of trace to 86 ohm must be between 0.5", 1.5"

440BX Memory Interface

- Place DCLKWR cap as close to BX as possible

Bus Ratio, Thermal, ITP

- length of HRESET trace from ITP the BX/CPU/ITP node must be between 1.0", 3.0"
- Route THERMDP & TERMDN as a differential pair
- Make sure you route the ITP connector right. See page10 for the footprint.

8 Layer Board with the following stackup:

Signal (GTL +VTT)

GND

Signal - GTL

Signal

3.3 (most of the board) / GND (Under the S370 + BX)

Signal - GTL

GND

Signal - GTL - VccCore

Use the same stackup thicknesses as baseboard.

Trace Impedance: 55 - 75 Ohms. (shoot for 65, lower is better than higher!)

Top/bottom layer should be 1/2 oz cu, inner layers 1 oz cu

Connector

HCLK0 = HCLK1 - 0.75" in length. IMPORTANT route HCLK0 and HCLK1 on same layer, don't traverse multiple layers. Place on bottom layer. But keep two signals apart by a spacing of 25 mils. to avoid cross talk.

G_CLKIN, GCLKO_A+G_CLKOUT, GCLKO_B+G_CLKOUT should all be the same length

GTL Termination

- The trace lengths should be controlled to 1.8" min. and 4.3" max. from socket370 to BX Chipset
- The stub lengths should be controlled to 0.0" min. to 2.0" max from socket 370 to R packs.
- The AGTL+ bus trace width is 5 mil. not greater than 6 mils.
- The edge to edge trace spacing is 12 mils. The ratio of this spacing to the dielectric thickness of the layer should be at least 2.
- The minimum spacing can be decreased to 5 mils for escaping the FCPGA/PPGA areas for a length of less than 0.25"
- The AGTL+ signals should be routed on the signal layer next to the ground layer (referenced to ground).
- ***** TEST SIGNALS ***** Route 3 AGTL+ signals at the minimum of 1.8" for testing purposes. The 3 signals must be on the BX side. Use these three signals: BNR#, HD4# HA27#.
- ***** TEST SIGNALS ***** Route 5 signals next to each other at the maximum of 4.3". This is to test crosstalk. The five signals are: HD29#, HD28#, HD43#, HD37#, HD44#.

Silkscreen

- Flexible Intel(R) 440BX AGPset/PGA370 Processor adapter