

# Embedded Intel® 855GME GMCH to Intel® 852GM GMCH Design Respin

Application Note

---

*September 2006*



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

This manual may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This manual as well as the software described in it, is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Chips, Core Inside, Dialogic, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel XScale, IPLink, Itanium, Itanium Inside, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, Pentium Inside, skool, Sound Mark, The Computer Inside., The Journey Inside, VTune, Xeon, Xeon Inside and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

\*Other names and brands may be claimed as the property of others.

Copyright © 2006, Intel Corporation



# Contents

---

1	Introduction.....	5
	1.1 Terminology .....	5
	1.2 Reference Documents .....	6
2	Features Comparison .....	7
	2.1 Processor Interface .....	7
	2.2 Memory Support .....	8
	2.3 Graphics Support .....	8
	2.4 ICH Support .....	9
	2.5 Power Supply .....	9
3	Pinout Comparison.....	10
4	Package Comparison .....	17
5	Implementation Differences .....	18
	5.1 Processor Support .....	18
	5.2 Memory Support .....	18
	5.3 Graphics Support .....	18
	5.3.1 855GME with AGP Slot.....	19
	5.3.2 855GME with DVO Down.....	19
	5.4 ICH Support .....	19
	5.5 Power Supply .....	20
	5.6 Reference Signals.....	20

## Figures

Figure 1: Individual HIVREF<sup>1</sup> and HI\_VSWING<sup>2</sup> Voltage Reference Divider Circuits .. 21

## Tables

Table 1. Process Interface.....	7
Table 2. Memory Support.....	8
Table 3. Graphics Support.....	8
Table 4. ICH Support .....	9
Table 5. Power Supply .....	9
Table 6. Pin Functional Differences .....	10
Table 7: Reference Signals.....	20



## *Revision History*

---

<b>Revision Number</b>	<b>Description</b>	<b>Revision Date</b>
002	Changed "migration" to respin; updated Intel brand names	September 2006
001	Initial release.	August 2006



# 1 Introduction

---

This document details the ability of existing designs integrating the Intel® 82855GME GMCH to scale down to the value segment using the Intel® 82852GM GMCH. It will only be suitable for designs derived from the Embedded Platform Design Guide that use the Intel® 82801DB I/O Controller Hub.

The Intel® 82855GME GMCH and Intel® 82852GM GMCH are very similar in form and function. This similarity makes the requirements of a design respin relatively simple. This document will show system designers the significant design changes that are required to migrate an Intel® 82855GME GMCH based design to an Intel® 82852GM GMCH based design.

## 1.1 Terminology

For this document, the following terminology applies

- *855GME* refers to the Intel® 82855GME GMCH
- *852GM* refers to the Intel® 82852GM GMCH
- *ICH4* refers to the Intel® 82801DB I/O Controller Hub
- *Celeron M processor* refers to both the Intel® Celeron® M processor and the Ultra Low Voltage Intel® Celeron® M processor
- *Pentium M processor* refers to both the Intel® Pentium® M processor and the Intel® Pentium® M processor on the 90 nm Process with 2-MB L2 Cache

Term	Description
ADD	AGP Digital Display
AGP	Accelerated Graphics Port
DDR	Double Data Rate
DVO	Digital Video Out
ECC	Error Correcting Code
FCBGA	Flip Chip Ball Grid Array
FSB	Front Side Bus – Processor to GMCH Interface
GMCH	Graphics Memory Controller Hub



Term	Description
ICH	I/O Controller Hub
MB	Megabyte
MHz	Megahertz
ULV	Ultra Low Voltage
V	Volts

## 1.2 Reference Documents

Document	Document No./Location
Intel® 855GM/GME Chipset Graphics and Memory Controller Hub (GMCH) Datasheet	<a href="http://developer.intel.com/design/chipsets/datashts/252615.htm">http://developer.intel.com/design/chipsets/datashts/252615.htm</a>
Intel® 855GM/GME Chipset Graphics and Memory Controller Hub (GMCH) Specification Update	<a href="http://developer.intel.com/design/chipsets/specupdt/253572.htm">http://developer.intel.com/design/chipsets/specupdt/253572.htm</a>
Intel(R) 855GME Chipset Graphics and Memory Controller Hub (GMCH) Specification Update Addendum	<a href="http://developer.intel.com/design/intarch/specupdt/274004.htm">http://developer.intel.com/design/intarch/specupdt/274004.htm</a>
Intel(R) 855GME Chipset and Intel(R) 82801DB (ICH4) I/O Controller Hub Embedded Platform Design Guide	<a href="http://developer.intel.com/design/intarch/designgd/273903.htm">http://developer.intel.com/design/intarch/designgd/273903.htm</a>
Intel® 852GM/852GMV Chipset Graphics and Memory Controller Hub (GMCH) Datasheet	<a href="http://developer.intel.com/design/mobile/datashts/252407.htm">http://developer.intel.com/design/mobile/datashts/252407.htm</a>
Intel® 852GM/852GMV Chipset Graphics and Memory Controller Hub (GMCH) Specification Update	<a href="http://developer.intel.com/design/chipsets/specupdt/253038.htm">http://developer.intel.com/design/chipsets/specupdt/253038.htm</a>
Intel® 852GM Chipset and Intel® 82801DB I/O Controller Hub (ICH4) Embedded Platform Design Guide	<a href="http://developer.intel.com/design/intarch/designgd/309944.htm">http://developer.intel.com/design/intarch/designgd/309944.htm</a>



## 2 Features Comparison

This chapter will compare the various features and related specifications for the various interfaces and controllers where they differ between the 852GM and 855GME. The reader should assume that any interfaces and controllers that do not appear in this Chapter are identical in feature and specification.

### 2.1 Processor Interface

[Table 1](#) compares the various features and specification of the 855GME and the 852GM GMCHs relating to the processor interface.

**Table 1. Process Interface**

Feature	Specification	
	852GM	855GME
Supported Processors	<ul style="list-style-type: none"> <li>• Intel Celeron® Processor on 0.13 Micron Process in 478-Pin Package</li> <li>• Mobile Intel Celeron® Processor on 0.13 Micron Process in Micro-FCPGA Package</li> <li>• Celeron M Processor</li> <li>• ULV Celeron M Processor</li> </ul>	<ul style="list-style-type: none"> <li>• Pentium M Processor</li> <li>• Pentium M Processor on 90 nm process with 2 MB L2 cache</li> <li>• Celeron M Processor</li> <li>• ULV Celeron M Processor</li> <li>• Celeron M Processor on 90 nm process</li> </ul>
Nominal FSB Signalling Voltage	<ul style="list-style-type: none"> <li>• 1.05 V: Celeron M processor</li> <li>• 1.3 V: All other processors</li> </ul>	<ul style="list-style-type: none"> <li>• 1.05 V: All processors</li> </ul>



## 2.2 Memory Support

[Table 2](#) compares the various features and specification of the 855GME and the 852GM GMCHs relating to the memory interface.

**Table 2. Memory Support**

Feature	Specification	
	852GM	855GME
Memory Frequency	<ul style="list-style-type: none"><li>• DDR200</li><li>• DDR266</li></ul>	<ul style="list-style-type: none"><li>• DDR200</li><li>• DDR266</li><li>• DDR333</li></ul>
ECC Support?	No	Yes <sup>1</sup>

**NOTES:**

1. ECC is not supported when AGP interface is active
2. DDR333 is only available if Vcc = 1.35 V

## 2.3 Graphics Support

[Table 3](#) compares the various features and specification of the 855GME and the 852GM GMCHs relating to the graphics interface.

**Table 3. Graphics Support**

Feature	Specification	
	852GM	855GME
Display Core Frequency	<ul style="list-style-type: none"><li>• 133 MHz</li></ul>	<ul style="list-style-type: none"><li>• 133 MHz</li><li>• 200 MHz</li><li>• 250 MHz <sup>1</sup></li></ul>
Number of DVO Port	One - DVOC	Two - DVOB and DVOC
AGP Support	No	Yes

**NOTES:**

1. 250 MHz clock is only available if Vcc = 1.35 V





## 2.4 ICH Support

[Table 4](#) compares the various features and specification of the 855GME and the 852GM GMCHs relating to the ICHs it may support.

**Table 4. ICH Support**

Feature	Specification	
	852GM	855GME
Validated with ICH4	Yes	Yes
Validated with 6300ESB	No	Yes

## 2.5 Power Supply

[Table 5](#) compares the various features and specification of the 855GME and the 852GM GMCHs relating to the power supply.

**Table 5. Power Supply**

Feature	Specification	
	852GM	855GME
Supply Voltage <sup>1</sup>	<ul style="list-style-type: none"> <li>1.2 V</li> </ul>	<ul style="list-style-type: none"> <li>1.2 V</li> <li>1.35 V <sup>2</sup></li> </ul>

**NOTES:**

1. VCC, VCCADPLLA, VCCADPLL, VCCAGPLL, VCCAHPLL, VCCASM, VCCHL
2. Required for DDR333 and/or 250MHz Graphics



### 3 Pinout Comparison

Table 6 highlights any differences between the pinout of the 852GM and 855GME. If a pin is not listed in Table 6 then it should be assumed that the function of the pin is identical between the 852GM and 855GME.

Table 6. Pin Functional Differences

Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
C2	RSVD	GST[2]	Reserved	Multiplexed <ul style="list-style-type: none"> <li>• Strapping Signal</li> <li>• AGP Status Signal</li> </ul>
D5	DPMS	<ul style="list-style-type: none"> <li>• GPIPE#</li> <li>• DPMS</li> </ul>	Display Power Management Signal	Multiplexed <ul style="list-style-type: none"> <li>• Display Power Management Signal</li> <li>• AGP Pipelined Read</li> </ul>
E2	ADDID[3]	<ul style="list-style-type: none"> <li>• GSBA3</li> <li>• ADDID[3]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>• ADD Card ID</li> <li>• AGP Sideband Address</li> </ul>
E3	ADDID[2]	<ul style="list-style-type: none"> <li>• GSBA2</li> <li>• ADDID[2]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>• ADD Card ID</li> <li>• AGP Sideband Address</li> </ul>
E5	ADDID[0]	<ul style="list-style-type: none"> <li>• GSBA0</li> <li>• ADDID[0]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>• ADD Card ID</li> <li>• AGP Sideband Address</li> </ul>
F4	ADDID[5]	<ul style="list-style-type: none"> <li>• GSBA5</li> <li>• ADDID[5]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>• ADD Card ID</li> <li>• AGP Sideband Address</li> </ul>
F5	ADDID[1]	<ul style="list-style-type: none"> <li>• GSBA1</li> <li>• ADDID[1]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>• ADD Card ID</li> <li>• AGP Sideband Address</li> </ul>



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
F6	ADDID[7]	<ul style="list-style-type: none"> <li>GSBA7</li> <li>ADDID[7]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>ADD Card ID</li> <li>AGP Sideband Address</li> </ul>
G2	DVOBCINTR#	<ul style="list-style-type: none"> <li>GAD30</li> <li>DVOBCINTR#</li> </ul>	DVOBC Interrupt	Multiplexed <ul style="list-style-type: none"> <li>DVOBC Interrupt</li> <li>AGP Address/Data</li> </ul>
G3	DVOCD[11]	<ul style="list-style-type: none"> <li>GAD28</li> <li>DVOCD[11]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
G5	ADDID[4]	<ul style="list-style-type: none"> <li>GSBA4</li> <li>ADDID[4]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>ADD Card ID</li> <li>AGP Sideband Address</li> </ul>
G6	ADDID[6]	<ul style="list-style-type: none"> <li>GSBA6</li> <li>ADDID[6]</li> </ul>	ADD Card ID	Multiplexed <ul style="list-style-type: none"> <li>ADD Card ID</li> <li>AGP Sideband Address</li> </ul>
H1	DVOCD[7]	<ul style="list-style-type: none"> <li>GAD24</li> <li>DVOCD[7]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
H2	DVOCD[6]	<ul style="list-style-type: none"> <li>GAD25</li> <li>DVOCD[6]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
H3	DVOCD[8]	<ul style="list-style-type: none"> <li>GAD27</li> <li>DVOCD[8]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
H4	DVOCD[9]	<ul style="list-style-type: none"> <li>GAD26</li> <li>DVOCD[9]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
H5	DVOCFLDSTL	<ul style="list-style-type: none"> <li>GAD31</li> <li>DVOCFLDSTL</li> </ul>	TV Field and Flat Panel Stall	Multiplexed <ul style="list-style-type: none"> <li>TV Field and Flat Panel Stall</li> <li>AGP Address/Data</li> </ul>
H6	DVOCD[10]	<ul style="list-style-type: none"> <li>GAD29</li> </ul>	DVOC Data	Multiplexed



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
		<ul style="list-style-type: none"> <li>DVOCD[10]</li> </ul>		<ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
J2	DVOCCLK#	<ul style="list-style-type: none"> <li>GADSTB#1</li> <li>DVOCCLK#</li> </ul>	Complementary Differential DVOC Clock	Multiplexed <ul style="list-style-type: none"> <li>Complementary Differential DVOC Clock</li> <li>AGP Address/Data Strobe 1 Complement</li> </ul>
J3	DVOCCLK	<ul style="list-style-type: none"> <li>GADSTB1</li> <li>DVOCCLK</li> </ul>	Complementary Differential DVOC Clock	Multiplexed <ul style="list-style-type: none"> <li>Complementary Differential DVOC Clock</li> <li>AGP Address/Data Strobe 1</li> </ul>
J5	DVOCD[5]	<ul style="list-style-type: none"> <li>GCB#3</li> <li>DVOCD[5]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Command/Byte Enable</li> </ul>
J6	DVOCD[4]	<ul style="list-style-type: none"> <li>GAD23</li> <li>DVOCD[4]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
K1	DVOCD[1]	<ul style="list-style-type: none"> <li>GAD20</li> <li>DVOCD[1]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
K2	DVOCD[3]	<ul style="list-style-type: none"> <li>GAD22</li> <li>DVOCD[3]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
K3	DVOCD[2]	<ul style="list-style-type: none"> <li>GAD21</li> <li>DVOCD[2]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
K5	DVOCD[0]	<ul style="list-style-type: none"> <li>GAD19</li> <li>DVOCD[0]</li> </ul>	DVOC Data	Multiplexed <ul style="list-style-type: none"> <li>DVOC Data</li> <li>AGP Address/Data</li> </ul>
K6	DVOCHSYNC	<ul style="list-style-type: none"> <li>GAD17</li> <li>DVOCHSYNC</li> </ul>	DVOC Horizontal Sync	Multiplexed <ul style="list-style-type: none"> <li>DVOC Horizontal Sync</li> <li>AGP Address/Data</li> </ul>



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
K7	MI2CCLK	<ul style="list-style-type: none"> <li>GIRDY#</li> <li>MI2CCLK</li> </ul>	DVO I2C Clock	Multiplexed <ul style="list-style-type: none"> <li>DVO I2C Clock</li> <li>AGP Initiator Ready</li> </ul>
L2	RSVD	<ul style="list-style-type: none"> <li>GCBE#</li> <li>DVOBBLANK#</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Blank</li> <li>AGP Command/Byte Enable</li> </ul>
L3	DVOCBLANK#	<ul style="list-style-type: none"> <li>GAD18</li> <li>DVOCBLANK#</li> </ul>	DVOC Blank	Multiplexed <ul style="list-style-type: none"> <li>DVOC Blank</li> <li>AGP Address/Data</li> </ul>
L5	DVOCVSYNC	<ul style="list-style-type: none"> <li>GAD16</li> <li>DVOCVSYNC</li> </ul>	DVOC Vertical Sync	Multiplexed <ul style="list-style-type: none"> <li>DVOC Vertical Sync</li> <li>AGP Address/Data</li> </ul>
L7	DVODETECT	<ul style="list-style-type: none"> <li>GPAR</li> <li>DVODETECT</li> </ul>	DVO Detect	Multiplexed <ul style="list-style-type: none"> <li>DVO Detect</li> <li>AGP Parity</li> </ul>
M1	RSVD	<ul style="list-style-type: none"> <li>GAD12</li> <li>DVOBD[10]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
M2	RSVD	<ul style="list-style-type: none"> <li>GAD14</li> <li>DVOBFLDSTL</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB TV Field and Flat Panel Stall</li> <li>AGP Address/Data</li> </ul>
M3	DVOBCCLKINT	<ul style="list-style-type: none"> <li>GAD13</li> <li>DVOBCCLKINT</li> </ul>	DVOBC Pixel Clock Input/Interrupt	Multiplexed <ul style="list-style-type: none"> <li>DVOBC Pixel Clock Input/Interrupt</li> <li>AGP Address/Data</li> </ul>
M5	RSVD	<ul style="list-style-type: none"> <li>GAD11</li> <li>DVOBD[11]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
M6	MDVIDATA	<ul style="list-style-type: none"> <li>GFRAME#</li> <li>MDVIDATA</li> </ul>	DVI DDC Data	Multiplexed <ul style="list-style-type: none"> <li>DVI DDC Data</li> <li>AGP Frame</li> </ul>
N2	RSVD	<ul style="list-style-type: none"> <li>GAD10</li> <li>DVOBD[8]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> </ul>



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
				<ul style="list-style-type: none"> <li>AGP Address/Data</li> </ul>
N3	RSVD	<ul style="list-style-type: none"> <li>GAD9</li> <li>DVOBD[9]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
N5	RSVD	<ul style="list-style-type: none"> <li>GAD8</li> <li>DVOBD[6]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
N6	MI2CDATA	<ul style="list-style-type: none"> <li>GDEVSEL#</li> <li>MI2CDATA</li> </ul>	DVO I2C Data	Multiplexed <ul style="list-style-type: none"> <li>DVO I2C Clock</li> <li>AGP Device Select</li> </ul>
N7	MDVICLK	<ul style="list-style-type: none"> <li>GTRDY#</li> <li>MDVICLK</li> </ul>	DVI DDC Clock	Multiplexed <ul style="list-style-type: none"> <li>DVI DDC Clock</li> <li>AGP Target Ready</li> </ul>
P2	RSVD	<ul style="list-style-type: none"> <li>GCBE#0</li> <li>DVOBD[7]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Command/Byte Enable</li> </ul>
P3	RSVD	<ul style="list-style-type: none"> <li>GADSTB0</li> <li>DVOBCLK</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>Differential DVOB Clock</li> <li>AGP Address/Data Strobe 0</li> </ul>
P4	RSVD	<ul style="list-style-type: none"> <li>GADSTB#0</li> <li>DVOBCLK#</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>Differential DVOB Clock Complement</li> <li>AGP Address/Data Strobe 0 Complement</li> </ul>
P5	RSVD	<ul style="list-style-type: none"> <li>GAD6</li> <li>DVOBD[5]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
P6	RSVD	<ul style="list-style-type: none"> <li>GAD7</li> <li>DVOBD[4]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
P7	MDDCCLK	<ul style="list-style-type: none"> <li>GSTOP#</li> <li>MDDCCLK</li> </ul>	DVI DDC Clock	Multiplexed <ul style="list-style-type: none"> <li>DVI DDC Clock</li> </ul>



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
				<ul style="list-style-type: none"> <li>AGP Stop</li> </ul>
R3	RSVD	<ul style="list-style-type: none"> <li>GAD3</li> <li>DVOBD[0]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
R4	RSVD	<ul style="list-style-type: none"> <li>GAD4</li> <li>DVOBD[3]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
R5	RSVD	<ul style="list-style-type: none"> <li>GAD2</li> <li>DVOBD[1]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
R6	RSVD	<ul style="list-style-type: none"> <li>GAD5</li> <li>DVOBD[2]</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Data</li> <li>AGP Address/Data</li> </ul>
T5	RSVD	<ul style="list-style-type: none"> <li>GAD1</li> <li>DVOBVSNC</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Horizontal Sync</li> <li>AGP Address/Data</li> </ul>
T6	RSVD	<ul style="list-style-type: none"> <li>GAD0</li> <li>DVOBHVSNC</li> </ul>	Reserved	Multiplexed <ul style="list-style-type: none"> <li>DVOB Vertical Sync</li> <li>AGP Address/Data</li> </ul>
T7	MDDCDATA	<ul style="list-style-type: none"> <li>GAD15</li> <li>MDDCDATA</li> </ul>	DVI DDC Data	Multiplexed <ul style="list-style-type: none"> <li>DVI DDC Data</li> <li>AGP Address/Data</li> </ul>
AG14	SDQ[64]	SDQ[64]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AE14	SDQ[65]	SDQ[65]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AE17	SDQ[66]	SDQ[66]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AG16	SDQ[67]	SDQ[67]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AH14	SDQ[68]	SDQ[68]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AE15	SDQ[69]	SDQ[69]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AF16	SDQ[70]	SDQ[70]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>



Pin #	Signal Name		Functional Difference	
	852GM	855GME	852GM	855GME
AF17	SDQ[71]	SDQ[71]	No Connect <sup>1</sup>	Memory Data Line <sup>2</sup>
AD15	SDQS[8]	SDQS[8]	No Connect <sup>1</sup>	Memory Data Strobe <sup>2</sup>
AH15	SDM[8]	SDM[8]	No Connect <sup>1</sup>	Memory Data Mask <sup>2</sup>

**NOTES:**

1. Signals only required for ECC memory. ECC error detection is not supported on 852GM.
2. Signals only required for ECC memory.





## **4**     *Package Comparison*

---

855GME and 852GM share identical 732-ball Micro-FCBGA packages. As a result, 852GM should be drop-in compatible with an 855GME as far as thermal, mechanical and layout design is concerned.



## 5 Implementation Differences

---

The design guidelines for 852GM and 855GME are very similar and, as a result, an 855GME design requires relatively limited alteration to use the 852GM instead.

### 5.1 Processor Support

Chapter [2.1](#) lists the processors that have been validated with the 852GM and 855GME. The only processor that is validated with both GMCHs is the Intel® Celeron® M processor. An 855GME to 852GM design respin should use the Celeron M processor.

The design guidelines for Celeron M processor and Pentium M processor with 855GME are identical. These guidelines are also suitable for the 852GM meaning that no schematic or layout redesign should be necessary.

### 5.2 Memory Support

Chapter [2.2](#) lists the differences in validated memory support between the 852GM and 855GME.

Since 852GM does not support ECC error detection, an 855GME to 852GM design respin should ensure that the following memory interface signals are left as No Connect:

- SDQ[71:64]
- SDQS[8]
- SDM[8]

Aside from the difference stated above, the memory interface design guidelines for 855GME and 852GM are identical meaning that no schematic or layout redesign should be necessary.

### 5.3 Graphics Support

Chapter [2.3](#) lists the differences in the Graphics controller and associated interfaces between 855GME and 852GM.

Since the 852GM does not support either the DVOB or AGP interfaces, an 855GME to 852GM design respin should ensure that the graphics interfaces signals are connected in the correct manner. The correct connection depends on the configuration of the graphics interface. Chapters [5.3.1](#) and [5.3.2](#) cover the two most common configurations.



### 5.3.1 855GME with AGP Slot

Although 852GM does not support the AGP interface, the AGP slot can still be used to support ADD (AGP Digital Display) cards that connect to the DVOC interface.

The following signals should be No Connect:

- DVOBD[11:0]
- DVOBHSYNC, DVOBVSYNC
- DVOBBLANK#
- DVOBFLDSTL
- GST[2]

The following signals should be re-routed to match the guidelines in the 852GM PDG:

- GST[1:0]
- PIPE#/DPMS

### 5.3.2 855GME with DVO Down

If the design implements a DVO transmitter on the motherboard then the following signals should be No Connect:

- DVOBD[11:0]
- DVOBHSYNC, DVOBVSYNC
- DVOBBLANK#
- DVOBFLDSTL
- GST[2]

## 5.4 ICH Support

Chapter [2.4](#) lists the I/O Controller Hubs that have been validated with the 852GM and 855GME. The only ICH that is validated with both GMCHs is the ICH4. An 855GME to 852GM design respin should use the ICH4.

The design guidelines for using ICH4 with 855GME and 852GM are identical, meaning that no schematic or layout redesign should be necessary



## 5.5 Power Supply

Chapter 2.5 lists the differences in power supply requirements between 855GME and 852GM. An 855GME to 852GM design respin should ensure that the following power balls are connected to a 1.2 V supply

- VCC
- VCCADPLLA, VCCADPLLB
- VCCAGPLL, VCCAHPLL
- VCCASM
- VCCHL

The decoupling requirements for these balls do not change between a 1.35 V or 1.2 V supply.

## 5.6 Reference Signals

Certain reference signals are dependent on the value of the GMCH’s core supply voltage. Table 7 indicates which signals are affected and how the design guidelines vary.

Table 7: Reference Signals


Pin #	Signal Name	Termination		
		852GM	855GME 1.2V Supply <sup>2</sup>	855GME 1.35V Supply <sup>2</sup>
T2	HLRCOMP	27.4 Ω 1% pull-up	27.4 Ω 1% pull-up	37.4 Ω 1% pull-up
U2	PSWING <sup>1</sup>	<ul style="list-style-type: none"> <li>• R10 = 49.9 Ω ± 1%</li> <li>• R11 = 100 Ω ± 1%</li> </ul>	<ul style="list-style-type: none"> <li>• R10 = 49.9 Ω ± 1%</li> <li>• R11 = 100 Ω ± 1%</li> </ul>	<ul style="list-style-type: none"> <li>• R10 = 68.1 Ω ± 1%</li> <li>• R11 = 100 Ω ± 1%</li> </ul>
W1	HLVREF <sup>1</sup>	<ul style="list-style-type: none"> <li>• R8 = 243 Ω ± 1%</li> <li>• R9 = 100 Ω ± 1%</li> </ul>	<ul style="list-style-type: none"> <li>• R8 = 243 Ω ± 1%</li> <li>• R9 = 100 Ω ± 1%</li> </ul>	<ul style="list-style-type: none"> <li>• R8 = 287 Ω ± 1%</li> <li>• R9 = 100 Ω ± 1%</li> </ul>

**NOTES:**

1. Only relevant if using Individual HIVREF and HI\_VSWING Voltage Reference Divider Circuits – See Figure 1 – for the ICH4 and GMCH.
2. VCC, VCCADPLLA, VCCADPLLB, VCCAGPLL, VCCAHPLL, VCCASM, VCCHL.



Figure 1: Individual HIVREF<sup>1</sup> and HI\_VSWING<sup>2</sup> Voltage Reference Divider Circuits



**NOTES:**

1. HIVREF is 82801DB signal naming used in PDG. It is equivalent to the HLVREF GMCH signal.
2. HI\_VSWING is 82801DB signal naming used in PDG. It is equivalent to the PSWING GMCH signal.