


82580 REFERENCE DESIGN



HISTORY:
 2.0 FIRST RELEASE
 2.1 CORRECT OFF PAGE REFERENCES
 ADD CURRENTS TO POWER FILTER PAGE

THE 82580 HAS 4 BASE-T INTERFACES AND 4 SERDES INTERFACES CONNECTED TO 4 PCIE FUNCTIONS. EACH PCIE FUNCTION CAN BE SWITCHED TO EITHER THE BASE-T INTERFACE OR THE SERDES INTERFACE. THE SWITCH IS CONFIGURED WITH A STATIC EEPROM SETTING OR DYNAMICALLY THROUGH A REGISTER SETTING.

INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
 2111 N.E. 25th AVENUE
 HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER


322445-007EN

REV
2.2

DATE
2010-06-25

SHEET
1

PCIE NC-SI SMB JTAG



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE B CODE DOCUMENT NUMBER

322445-007EN

REV 2.2


DATE 2010-06-25

SHEET 2

THE MDI INTERFACE ON THE 82580 IS INTERNALLY TERMINATED.
EXTERNAL MDI TERMINATION IS NOT REQUIRED

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE 82580.
THE MDI INTERFACE IS INTERNALLY BIASED

MDI 10BASE-T/100BASE-TX/1000BASE-T



LED0->LINK UP IS LOW, LINK DOWN IS HIGH.
CONNECT LED0 TO CATHODE OF GREEN LINK/ACTIVITY LED

LED1->NORMALLY HIGH, BLINKS LOW FOR FILTERED ACTIVITY.
CONNECT LED1 TO ANODE OF LINK/ACTIVITY LED

LED2->IF LINKED AT 100BASE-TX THEN LOW
CONNECT LED2 TO CATHODE OF GREEN SPEED LED AND THE ANODE OF THE ORANGE SPEED LED.

LED3->IF LINKED AT 1000BASE-T THEN LOW
CONNECT LED3 TO CATHODE OF ORANGE SPEED LED AND THE ANODE OF THE GREEN SPEED LED.

IC PORTS 2 AND 3 CAN BE LEFT UNCONNECTED ON
THE DUAL PORT SKU: 82580DB

INTEL CONFIDENTIAL


UNKNOWN

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-007EN	REV 2.2	DATE 2010-06-25	SHEET 3
---	--	-----------	------	--	------------	--------------------	------------

MDI 10BASE-T/100BASE-TX/1000BASE-T

THE MDI INTERFACE ON THE 82580 IS INTERNALLY TERMINATED.
EXTERNAL MDI TERMINATION IS NOT REQUIRED

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE 82580.
THE MDI INTERFACE IS INTERNALLY BIASED




LED0->LINK UP IS LOW, LINK DOWN IS HIGH.
CONNECT LED0 TO CATHODE OF GREEN LINK/ACTIVITY LED

LED1->NORMALLY HIGH, BLINKS LOW FOR FILTERED ACTIVITY.
CONNECT LED1 TO ANODE OF LINK/ACTIVITY LED


LED2->IF LINKED AT 100BASE-TX THEN LOW
CONNECT LED2 TO CATHODE OF GREEN SPEED LED AND THE ANODE OF THE ORANGE SPEED LED.

LED3->IF LINKED AT 1000BASE-T THEN LOW
CONNECT LED3 TO CATHODE OF ORANGE SPEED LED AND THE ANODE OF THE GREEN SPEED LED.

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE 82580.
THE MDI INTERFACE IS INTERNALLY BIASED



HEATSINK




INTEL CONFIDENTIAL

UNKNOWN


LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-007EN	REV 2.2	DATE 2010-06-25	SHEET 4
---	--	-----------	------	--	------------	--------------------	------------

SFP_0 POWER CONTROL



SFP MODULES MAY NEED TO BE SHUT DOWN WHILE IN LOW POWER STATES
 THESE FETS ALLOW SOFTWARE TO CONTROL THE SFP MODULE POWER.

SFP_1 POWER CONTROL



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
 2111 N.E. 25th AVENUE
 HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN


SIZE B CODE DOCUMENT NUMBER 322445-007EN

REV 2.2

DATE 2010-06-25


SHEET 5

SFP_2 POWER CONTROL



SFP MODULES MAY NEED TO BE SHUT DOWN WHILE IN LOW POWER STATES
 THESE FETS ALLOW SOFTWARE TO CONTROL THE SFP MODULE POWER.

SFP_3 POWER CONTROL



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
 2111 N.E. 25th AVENUE
 HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE


DOCUMENT NUMBER

322445-007EN


REV
2.2

DATE
2010-06-25

SHEET
6



SFP



THE POLARITY OF SIG_DET CAN BE CONTROLLED BY THE ILOS BIT IN THE EEPROM.

20C6 7D6 SFP_SCL_0	M13	SFP0_I2C_CLK	K1	20D8 SDP_0_0	R44	SFP_MOD_ABS_0	7D6
20C6 7D6 SFP_SDA_0	J13	SFP0_I2C_DATA	K2	20D8 SDP_0_1	R30	SFP_TX_DISABLE_0	7D6
20C6 7D2 SFP_SCL_1	M14	SFP1_I2C_CLK	K3	20D8 SDP_0_2	R17	SFP_TX_FAULT_0	7D6
20C6 7D2 SFP_SDA_1	N14	SFP1_I2C_DATA	K4	20D8 SDP_0_3	R224	SFP_0_POWER	5C5
20C6 7A6 SFP_SCL_2	J14	SFP2_I2C_CLK	L1	20D8 SDP_1_0	R67	SFP_MOD_ABS_1	7D2
20C6 7A6 SFP_SDA_2	H13	SFP2_I2C_DATA	L2	20D8 SDP_1_1	R42	SFP_TX_DISABLE_1	7D2
20C6 7A2 SFP_SCL_3	H14	SFP3_I2C_CLK	L3	20D8 SDP_1_2	R27	SFP_TX_FAULT_1	7D2
20C6 7A2 SFP_SDA_3	G16	SFP3_I2C_DATA	L4	20D8 SDP_1_3	R236	SFP_1_POWER	5A1
20D6 7D6 SFP_RX_LOS_0	N13	SRDS_0_SIG_DET	M1	20C8 SDP_2_0	R25	SFP_MOD_ABS_2	7A6
20D6 7D2 SFP_RX_LOS_1	P14	SRDS_1_SIG_DET	M2	20C8 SDP_2_1	R34	SFP_TX_DISABLE_2	7A6
20D6 7A6 SFP_RX_LOS_2	T15	SRDS_2_SIG_DET	M3	20C8 SDP_2_2	R59	SFP_TX_FAULT_2	7A6
20D6 7A2 SFP_RX_LOS_3	T16	SRDS_3_SIG_DET	M4	20C8 SDP_2_3	R226	SFP_2_POWER	6C4
			N1	20C8 SDP_3_0	R48	SFP_MOD_ABS_3	7A2
			N2	20C8 SDP_3_1	R33	SFP_TX_DISABLE_3	7A2
			N3	20C8 SDP_3_2	R15	SFP_TX_FAULT_3	7A2
			N4	20C8 SDP_3_3	R225	SFP_3_POWER	6A1

INTEL CONFIDENTIAL

UNKNOWN

SUPPORT CIRCUITS

THE CAPACITORS BETWEEN THE CRYSTAL AND GROUND MAY NEED TO BE ADJUSTED BASED ON PARASITIC CAPACITANCE OF TRACES ON THE BOARD. 33 PF MAY BE A BETTER CHOICE FOR A SMALL CRYSTAL WITH VERY SHORT TRACES.

A FLASH DEVICE IS NOT REQUIRED IF PXE AND/OR ISCSI BOOT CODE IS INTEGRATED INTO THE BIOS

D

C

B


A

D

C

B

A



ON THE 82580 THE LANX_DIS_N SIGNALS ARE INPUTS WHILE THEY ARE SAMPLED BUT BECOME OUTPUTS WHEN INITIALIZATION IS COMPLETE. A SERIES RESISTOR SHOULD BE USED TO DRIVE THESE PINS.

THE TSENSE AND TSENSEZ ARE CONNECTED TO AN INTERNAL THERMAL DIODE. THIS IS PRIMARILY INTENDED FOR LAB MEASUREMENTS. FUTURE PIN COMPATIBLE DESIGNS WILL CHANGE THIS FUNCTION.


MAIN_PWR_OK IS HIGH WHEN FULL DEVICE POWER IS AVAILABLE AND LOW WHEN ONLY AUX POWER IS AVAILABLE

INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-007EN	REV 2.2	DATE 2010-06-25	SHEET 8
---	--	-----------	------	--	------------	--------------------	------------

POWER SUPPLIES



THIS POWER SUPPLY FILTERING DESIGN IS KNOWN TO WORK
OTHER DESIGNS MAY BE POSSIBLE


INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-007EN	REV 2.2	DATE 2010-06-25	SHEET 9
---	--	-----------	------	--	------------	--------------------	------------

POWER SUPPLY TREE

THESE POWER SUPPLIES ARE EXAMPLES.
POWER SUPPLIES SHOULD BE OPTIMIZED
FOR EACH PLATFORM.



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER

322445-007EN



REV
2.2

DATE
2010-06-25

SHEET
10


DETECT AND VAUX DISABLE CIRCUIT WITH DIODE "OR" OUTPUT

3.3V ENABLE CIRCUIT



82580 LAN_PWR_GOOD GENERATOR

EXTERNAL LAN_PWR_GOOD GENERATION IS NOT REQUIRED IN MOST DESIGNS
82580 INTERNAL POWER GOOD INDICATION IS A LOGICAL AND OF THE EXTERNAL LAN_PWR_GOOD PIN AND AN INTERNAL POWER ON RESET CIRCUIT.




DNS


11 - DETECT, DIODE "OR" AND 3.3V ENABLE CIRCUIT
INTEL

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE 82580 REFERENCE DESIGN	SIZE B	CODE	DOCUMENT NUMBER 322445-007EN	REV 2.2	DATE 2010-06-25	SHEET 11
---	---------------------------------	-----------	------	---------------------------------	------------	--------------------	-------------

1.8V ENABLE CIRCUIT



1.0V ENABLE CIRCUIT



13 - 1.8V AND 1.0V ENABLE CIRCUITS
INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER

322445-007EN

REV
2.2


DATE
2010-06-25

SHEET
12

TPS63000 BUCK/BOOST REGULATOR FOR 3.3V

VOLTAGE BOOST REQUIRED TO COMPENSATE FOR
 VOLTAGE DROP FROM DIODE OR CIRCUIT. MANY DESIGNS
 MAY NOT REQUIRE A BOOST CIRCUIT.

VOUT_MAX = 3.47V
 VOUT_MIN = 3.28V



I_{63000-MAX} = 0.800A

13 - 3.3V REGULATOR
 INTEL

LAN ACCESS DIVISION
 2111 N.E. 25th AVENUE
 HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
 B

CODE

DOCUMENT NUMBER


322445-007EN

REV
 2.2

DATE
 2010-06-25

SHEET
 13

LTC3533 BUCK/BOOST REGULATOR FOR 3.3V (REQUIRED FOR 4-PORT SFP OPERATION)



VOUT_MAX = 3.41V
VOUT_MIN = 3.18V

VOLTAGE BOOST REQUIRED TO COMPENSATE FOR
VOLTAGE DROP FROM DIODE OR CIRCUIT. MANY DESIGNS
MAY NOT REQUIRE A BOOST CIRCUIT.

I_{3533-MAX} = 1.5A

14 - 3.3V REGULATOR
INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE B CODE DOCUMENT NUMBER


322445-007EN

REV 2.2

DATE 2010-06-25

SHEET 14

TPS73201 REGULATOR FOR 1.8V



15 - 1.8V REGULATOR
INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER


322445-007EN

REV
2.2

DATE
2010-06-25

SHEET
15

TPS40009 REGULATOR FOR 1.0V



16 - 1.0V REGULATOR
INTEL

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER

322445-007EN



REV
2.2

DATE
2010-06-25

SHEET
16

NC-SI TEST INTERFACE

TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN
CONNECT NS-SI INTERFACE TO A MANAGEMENT CONTROLLER



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE **82580 REFERENCE DESIGN**

SIZE **B** CODE DOCUMENT NUMBER





322445-007EN

REV **2.2**

DATE **2010-06-25**

SHEET **18**

TEST CONNECTORS SE



TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN

INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
 2111 N.E. 25th AVENUE
 HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE B CODE DOCUMENT NUMBER










322445-007EN

REV 2.2

DATE 2010-06-25

SHEET 19

TEST CONNECTORS IO



TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN

INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE B CODE DOCUMENT NUMBER





322445-007EN

REV 2.2

DATE 2010-06-25





SHEET 20

MDI TVS DIODES



THESE DIODES ARE NOT REQUIRED IN MOST DESIGNS.
THEY ARE ONLY REQUIRED IN DESIGNS
WITH HIGH RISK FOR TRIBOELECTRIC CHARGING
SOME MOBILE DESIGN MIGHT REQUIRE THESE DIODES.

NOTE THAT THE PAIRS ARE GROUPED 1 WITH 3 AND 0 WITH 2.
THIS IS TO PREVENT A PROBLEM WITH POWER-OVER-ETHERNET
IMPLEMENTATIONS



INTEL CONFIDENTIAL

UNKNOWN

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE 82580 REFERENCE DESIGN

SIZE
B

CODE

DOCUMENT NUMBER

322445-007EN

REV
2.2

DATE
2010-06-25

SHEET
21