

The Intel® Pentium® 4 Processor

Doug Carmean
Sr. Principal Architect
Intel Architecture Group

April 26, 2005
Cornell

The Intel® Pentium® 4 Processor

Doug Carmean
Sr. Principal Architect
Intel Architecture Group

April 26, 2005
Cornell

Agenda

- Review
- Pipeline Comparison
- Frequency Scaling
- Microarchitecture Description
- Analyzing Performance
- A Retrospective
- Summary

History



Intel® Netburst™ Micro-architecture vs P6


Basic P6 Pipeline



Intro at
733MHz

.18μ

Basic Pentium® 4 Processor Pipeline



Intro at
1.5GHz

.18μ

Deeper Pipelines enable higher frequency and performance


Intel

PDX

Pipeline Comparison

- P6:

-10 clocks @ 1.7GHz



- P4P:


-20 clocks @ 3.2GHz



6%




Branch misprediction penalty remains similar

Frequency Scaling



Solid Frequency Scaling Through 2003 (130nm process)

Frequency Scaling



Original Ramp Rate

- 170MHz per Q
- >4.5GHz in 2005
- Circuit Tweaking
- Process Polishing

Revised in 2003


- 150MHz per Q
- 4GHz in 2005
- Design Sched Slip

Revised in 2004

- 130MHz per Q
- 3.7GHz in 2005
- More Sched Slip

Schedule Slips Result in Significantly Lower Performance

The Family Tree




Willamette

- 190nm
- 8KB L1
- 256KB L2
- HT Capable



Northwood


- 130nm
- 8KB L1
- 512KB L2
- HT Production
- Minor perf fixes



Prescott

- 90nm
- 16KB L1
- 1MB L2
- 64-bit
- Shift/Mul fixes
- Thread instrs


Block Diagram



Agenda

- Review
- Pipeline Comparison
- Frequency Scaling
- Microarchitecture Description
- Analyzing Performance
- A Retrospective
- Summary

L1 Data Cache




Agenda

- Review
- Pipeline Comparison
- Frequency Scaling
- Microarchitecture Description
- Analyzing Performance
- A Retrospective
- Summary

Analyzing Performance

- **Performance simulator**
 - Models low level microarchitecture details
 - Correlated to silicon
 - Tons of knobs (parameters) for various configurations
- **Application “Traces”**
 - Architectural state plus memory image
 - Multiple 30M instruction traces per application
 - A typical study runs on ~500 traces
 - An important study will run on ~1000 traces
- **Pipeline events**
 - Generates pipeline events (Fetch, Decode,)
 - Events are consistent between RTL & perf. Simulator
 - Graphical tool (ptv) used to analyze traces

Pipetrace: High Level View




Pipetrace: uOP View Window

x86 Instruction *P4P* micro-ops

Pipeline Execution

Instructions




Time

Intel®


PDX

Simple Example



Replay loop

```
movl 0x4000,%ebx  
EBX = Load.L DS; #  
movl 0x5000,%ebx  
EBX = Load.L DS; #  
movl #0x20,%eax  
EAX = Move.L #0x20
```




A Well Behaved Application


TC Hitting/locating 3 uOPs
Max Bandwidth per clock

Good Execution

Retiring 3 uOPs
per clock



Parallelism with dependencies



Agenda

- Review
- Pipeline Comparison
- Frequency Scaling
- Microarchitecture Description
- Analyzing Performance
- A Retrospective
- Summary


What Were We Thinking?

- Need to improve traditional performance
- Start working on threaded performance
- The P6 family is out of gas
- Performance ~ Frequency
- Frequency Sells
- We can pipeline anything

*Improve Performance: Push IPC, Push Frequency,
Invent the new uArch for a family of processors,
Start down the SMT/CMP path*

Increasing Performance by Implementing Deeper Pipelines and Larger Caches*


- Performance vs. pipeline depth
 - Cycle time = overhead time + useful time
 - Overhead time (latch + skew + jitter) is constant vs. pipeline depth
 - Useful time can be sliced up arbitrarily and is constant vs. pipeline depth
 - Use a simulator to calculate IPC vs. pipeline depth
 - The impact of increasing multiple pipelines is the product of impact of individual pipeline increases
 - Performance = Freq * IPC



But... as Pipelines get Deeper, Algorithms Change Fundamentally

- **Goal: Hold critical latencies to a constant number of *cycles* as frequency increases**
 - ALUs become staggered (16-bits per clock)
 - P4P ALUs are $\frac{1}{2}$ cycle and running 2x frequency
 - Non critical functions moved - shifts take longer
 - Scheduler algorithms completely change
 - L1 data cache becomes smaller, virtually indexed
 - Data consumed on partial address matches
 - L1 data cache uses way predictors
 - Store forwarding uses subset of virtual addresses


Store Forwarding



Both stores have to commit the data to the cache before the load gets the right data

Store forwarding

First Store Second Store ReStore Updates Cache



*Load Exposed
Gets Incorrect Value*

*ReStore
Pipeline
Exposed*

*Load Gets
Correct Value*


*Pipeline
Evolution*

Debunking Deeper Pipelines

- Deeper pipelines enable higher frequency, yielding higher performance
- But, additional algorithms introduce complexity which reduce potential performance gain
- But, engineering effort *should(?)* ~~can~~ overcome challenges represented by complexity increases

Summary

- **The Pentium® 4 Processor's deep pipelines provide high performance by enabling high frequency**
- **Introduced with, and maintained a 2x frequency advantage over the P6 pipeline**
- **Innovative algorithms introduced significant complexity, requiring huge effort to tune**
- **Evolution vs. Revolution – Evolution won this chapter**



intel®

PDX