

Moore's Law past 32nm: Future Challenges in Device Scaling

Kelin J. Kuhn

Intel Fellow


Director of Advanced Device Technology

Intel Corporation

Future Challenges in Device Scaling

As near as I can tell:
**THE key challenge is
that the transistors get
smaller ...**

**BUT the *.ppt pictures
remain the same size**




130 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size




90 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size




65 nm

Future Challenges in Device Scaling

As near as I can tell:
**THE key challenge is
that the transistors get
smaller ...**

**BUT the *.ppt pictures
remain the same size**




45 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size

Maybe it would help if we
SCALED THEM TOO!




130 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size

Maybe it would help if we
SCALED THEM TOO!




90 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size

Maybe it would help if we
SCALED THEM TOO!




65 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...

BUT the *.ppt pictures
remain the same size


Maybe it would help if we
SCALED THEM TOO!



45 nm

Future Challenges in Device Scaling

As near as I can tell:
THE key challenge is
that the transistors get
smaller ...



32 nm

BUT the *.ppt pictures
remain the same size

Maybe it would help if we
SCALED THEM TOO!

AGENDA


- Scaling history
- Gate control
 - High-k metal-gate
 - Structural enhancements
- Resistance
- Capacitance
- Mobility
 - Strain
 - Orientation
 - Advanced channel materials
- Summary

AGENDA

- **Scaling history**
- Gate control
 - High-k metal-gate
 - Structural enhancements
- Resistance
- Capacitance
- Mobility
 - Strain
 - Orientation
 - Advanced channel materials
- Summary

MOSFET Scaling

<u>Device or Circuit Parameter</u>	<u>Scaling Factor</u>
Device dimension t_{ox}, L, W	$1/K$
Doping concentration N_A	K
Voltage V	$1/K$
Current I	$1/K$
Capacitance $\epsilon A/t$	$1/K$
Delay time/circuit VC/I	$1/K$
Power dissipation/circuit VI	$1/K^2$
Power density VI/A	1




R. Dennard, IEEE JSSC, 1974

**Classical MOSFET scaling
was first described by Dennard in 1974**

MOSFET Scaling

<u>Device or Circuit Parameter</u>	<u>Scaling Factor</u>
Device dimension t_{ox}, L, W	$1/K$
Doping concentration N_A	K
Voltage V	$1/K$
Current I	$1/K$
Capacitance $\epsilon A/t$	$1/K$
Delay time/circuit VC/I	$1/K$
Power dissipation/circuit VI	$1/K^2$
Power density VI/A	1




R. Dennard, IEEE JSSC, 1974

**Classical MOSFET scaling
ENDED at the 130nm node
(and nobody noticed ...)**


90 nm Strained Silicon Transistors

NMOS



SiN cap layer
Tensile channel strain

PMOS




SiGe source-drain
Compressive channel strain

Strained silicon provided increased drive currents, making up for the loss of classical Dennard scaling

45nm High-k + Metal Gate Transistors

45 nm HK+MG




Hafnium-based dielectric
Metal gate electrode

**High-k + metal gate transistors
restored gate oxide scaling at the 45nm node**


Changes in Scaling

THEN


- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process




130nm




90nm



65nm



45nm



32nm


Changes in Scaling

THEN


- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process

NOW


- Scaling drives down cost
- Materials drive performance
- Power constrained
- Standby power dominates
- Collaborative design-process




130nm




90nm



65nm





45nm




32nm

What if CARS Were as Efficient as MICROPROCESSORS?




Images: © 2009 Jupiterimages Corp.


Necessary Digression




Round contacts challenging




Expect rectilinear contacts



MOSFET Challenges



MOSFET Challenges



High-k Metal Gate


BENEFITS

- **High-k gate dielectric**
 - Reduced gate leakage
 - Continued T_{OX} scaling
- **Metal gates**
 - Eliminate polysilicon depletion
 - Resolve V_T pinning for poly on high-k gate dielectrics

CHALLENGES


- **High-k gate dielectric**
 - Reduced reliability
 - Reduced mobility
- **Metal gates**
 - Dual bandedge workfunctions
 - Thermal stability
 - Process integration

High-k Metal Gate: ToxE and Ig



65nm: Bai 2004 IEDM

High-k/MG enables 0.7X ToxE scaling while reducing $I_g \gg 25X$ for NMOS and 1000X for PMOS




23% better than 65 nm at the same leakage and 100mV lower Vcc. (FO=2 delay of 5.1 ps at $I_{OFFN} = I_{OFFP} = 100$ nA/ μ m)

K. Mistry - IEDM 2007


The Road to HK+MG Processors

1st Generation HK+MG





Jan. 2006
45 nm 153 Mb SRAM



Jan. 2007
45 nm Penryn CPU



Jan. 2009
>100 million shipped




HK+MG Research

2nd Generation HK+MG

Bohr, Intel, 6/09




FOUR GENERATION COMPARISON




45nm:
1st gen. HiK-MG
Mistry, Intel, IEDM 2007


32nm:
2nd gen. HiK-MG
Natarajan, Intel, IEDM 2008



Random and Systematic Variation Trends




Systematic WIW variation is comparable from one generation to the next




Random WIW variation in 32nm is comparable to 45nm and significantly improved over 65nm and 90nm due to HiK-MG


Yield: The best measure of Systematic Variation



MOSFET Challenges




Ultra-thin body with RSD



Ultra-thin body (UTB)


Ultra-thin body with RSD




Raised source drain (RSD)

Ultra-thin body (UTB)


MuGFET




MuGFET with RSD



Nanowire



Nanowire with RSD




**Nanowire
with raised S/D
(RSD) architecture**

**Looking at all these
in more detail**


Ultra-thin body with RSD

Benefits










Ultra-thin body with RSD

Challenges




Ultra-thin body







MuGFET with RSD

Benefits







Hisamoto – Hitachi / Berkeley– IEDM 1998 [3]

A Folded-channel MOSFET for Deep-sub-tenth Micron Era

Digh Hisamoto, Wen-Chin Lee^{*}, Jakub Kedzierski^{*}, Erik Anderson^{**}, Hideki Takeuchi⁺,
Kazuya Asano⁺⁺, Tsu-Jae King^{*}, Jeffrey Bokor^{*}, and Chenming Hu^{*}
Central Research Laboratory, Hitachi Ltd., ^{*} EECS, UC Berkeley,
^{**} Lawrence Berkeley Laboratory, ⁺ Nippon Steel Corp., ⁺⁺ NKK Corp.








Fig. 1. 1 Folded channel MOSFET layout design and device structure. The bottom is A-A cross section, and the right is B-B cross section






Kavalieros – Intel – IEDM 2006

MuGFET






Vellianitis – NXP-TSMC – IEDM 2007







MuGFET

Kang – Sematech – VLSI 2008




Kawasaki – Toshiba (IBM Alliance) – IEDM 2009




Nanowire

Benefits




Nanowire

Benefits




Nanowire

Benefits




Nanowire

Challenges




Nanowire FETs

Yeo – Samsung – IEDM 2006






Dupre – CEA-LETI – IEDM 2008



AGENDA



- Scaling history
- Gate control
 - High-k metal-gate
 - Structural enhancements
- Resistance
- Capacitance
- Mobility
 - Strain
 - Orientation
 - Advanced channel materials
- Summary



Resistance


Capacitance

Mobility




Challenges for ALL Architectures

Planar Resistive Elements



Improvement in Planar Elements



$$R_{\text{interface}} \propto \exp\left(\frac{q\phi_B}{\sqrt{N_D}}\right)$$

$$R_{\text{interface}} \propto \frac{1}{A}$$


$q\phi_B$ – Schottky Barrier Height (SBH)

N_D – Substrate doping conc.

A – Contact area

- Evolutionary R_{acc} improvement through X_j scaling (anneal/implant) until the end of the planar roadmap (thereafter Tsi/Wsi limited)
- $R_{\text{epi}} / R_{\text{spreading}}$ improvement from raised source/drain (RSD)
- Limited R_{silicide} improvement (NiSi has the lowest known resistivity)
- Significant possibility for $R_{\text{interface}}$ improvement, particularly through SBH optimization ($R_{\text{interface}}$).
- R_{contact} improvement from high conductivity metals (copper?)

Improvement in Planar Elements



$$R_{\text{interface}} \propto \exp\left(\frac{q\phi_B}{\sqrt{N_D}}\right)$$

$$R_{\text{interface}} \propto \frac{1}{A}$$

$q\phi_B$ – Schottky Barrier Height (SBH)


N_D – Substrate doping conc.

A – Contact area

- Evolutionary R_{acc} improvement through X_j scaling (anneal/implant) until the end of the planar roadmap (thereafter Tsi/Wsi limited)
- $R_{\text{epi}} / R_{\text{spreading}}$ improvement from raised source/drain (RSD)
- Limited R_{silicide} improvement (NiSi has the lowest known resistivity)
- Significant possibility for $R_{\text{interface}}$ improvement, particularly through SBH optimization ($R_{\text{interface}}$).
- R_{contact} improvement from high conductivity metals (copper?)

Schottky theory vs. experimental SBHs for metals on nSi

Mukherjee – Intel





Fermi level pinned to mid-gap for most metals on Si

K. Kuhn – IEDM SC 2008



Kelin Kuhn / SSDM / Japan / 2009



Alloy and Implant Modifications to Silicides








Lee –NUS-Singapore
IEDM 2006
Ni-alloy silicides



Zhang – KTH Sweden
EDL 2007
Implant modification of SBH
(SB FET paper)

Copper Contacts








Topol – IBM
VLSI 2006

Fabrication of Cu contacts

Van den Bosch – IMEC
IEDM 2006

Challenges of Cu contacts




Resistance

Capacitance



Mobility

Challenges for ALL Architectures

Planar Capacitive Elements





Planar Capacitive Elements





**“Golden” days of scaling:
Who worried about Cfringe?**

Planar Capacitive Elements



“Silver” days of scaling: Introduction of epi:
Increased fringe due to facet


Planar Capacitive Elements



“Bronze” days of scaling



Gate and contact CD dimensions scaling slower than contacted gate pitch – fringe matters

Innovative Spacer Technologies






SPACER REMOVAL

Liow – NUS Singapore
EDL 2008



SiBCN (Low-K) SPACER



Ko – TSMC
VLSI 2008



Resistance


Capacitance

Mobility










Challenges for ALL Architectures

Transistor Performance Trend



Strain is a critical ingredient in modern transistor scaling
Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

Etch-stop nitride (CESL)





Ito – NEC
IEDM 2000
NMOS SiN strain



Pidin – Fujitsu
IEDM 2004
N and PMOS

Mayuzumi – Sony
IEDM 2007
Dual-cut stress liners
(MG process)

Strain: Pitch dependence









NMOS
Pitch degradation increases with film pinchoff, requires higher stress, thinner films



PMOS
eSiGe S/D mobility strongly dependent on pitch

Auth, Intel, VLSI 2008

Embedded SiGe (PMOS)









Thompson – Intel
IEDM 2002 / 2004

Ghani – Intel
IEDM 2003

Chidambaram
TI / Applied Materials
VLSI - 2004

Embedded Si:C (NMOS)



Ang – NUS-Singapore
IEDM 2004

Selective epi SiC (undoped)



Yang – IBM
IEDM 2008

In-situ epi P-SiC



Chung – Nat'l Chiao Tung U.
VLSI 2009

Implanted C + SPE

Strain: Pitch dependence



NMOS
Pitch degradation increases with film pinchoff, requires higher stress, thinner films









PMOS
eSiGe S/D mobility strongly dependent on pitch

Auth, Intel, VLSI 2008

Strain: Pitch dependence

**What about strain options
less sensitive to pitch?**

Stress Memorization (SMT)





Ota – Mitsubishi
IEDM 2002
NMOS SMT




Chen – TSMC
VLSI 2004
NMOS SMT

Wei – AMD
VLSI 2007
Multiple liners

Metal stress (gate and contact)




5.4-6.5%





Kang – Sematech
IEDM 2006

Auth – Intel
VLSI 2008


Enhanced PMOS strain: Gate last HiK-MG



Before gate removal After gate removal




Wang – Sony
VLSI 2007



Auth – Intel
VLSI 2008

ORIENTATION

(100) surface – top down




Standard wafer / direction
(100) Surface / $\langle 110 \rangle$ channel

(100) Surface / $\langle 100 \rangle$
(a “45 degree” wafer)

Both $\langle 110 \rangle$ directions are the same.

(110) surface – top down





Non-standard


(110) Surface

Three possible channel directions

$\langle 110 \rangle$ $\langle 111 \rangle$ and $\langle 100 \rangle$



(100) surface – top down




Standard wafer / direction
(100) Surface / <110> channel

(100) Surface / <100>
(a “45 degree” wafer)

Both <110> directions are the same.

(110) surface – top down




Non-standard


(110) Surface

Three possible channel directions
<110> <111> and <100>

(100) BEST NMOS




(110) <110> BEST PMOS




Yang
AMD/IBM
EDST 2007

PMOS Vertical Devices on (100)




(110) surface <110> channel results when a VFET is fabricated on typical (100) Si - good for PMOS, not for NMOS

NMOS Vertical Devices on (100)



<100> channel








Chang - Berkeley
Proc. IEEE 2003

(100) surface $\langle 100 \rangle$ channel for a VFET fabricated at 45 degrees
typical (100) Si – very challenging for lithography

Early HOT

Elegant solution!








Yang – IBM
IEDM 2003 [28]
First HOT

Yang – AMD/IBM
VLSI 2004
HOT RO

Wafer bonding; SOI of opposite type of handle wafer; both options (N and PMOS SOI explored)

Early HOT


Elegant solution!



Yang – IBM
IEDM 2003 [28]
First HOT


Yang – AMD/IBM
VLSI 2004
HOT RO

Strain AND orientation optimization



		NMOS	PMOS
Longitudinal	X	Tensile	Compressive
Lateral	Y	Tensile	Tensile
Si Depth	Z	Compressive	Tensile


Chan – IBM
CICC 2005




Krishnamohan – Stanford
IEDM 2008

More complex for non-(100) orientations


(100)




(001) Surface ($k_{\perp}=0$)




(001) Surface $V_g=-1V$




(001) Surface
 $V_g=-1V, S_{xx}=-1GPa$




(110)




(110) Surface ($k_{\perp}=0$)



(110) Surface $V_g=-1V$



(110) Surface
 $V_g=-1V, S_{xx}=-1GPa$




BULK

1'D CONFINED



1'D CONFINED
STRAINED

Interesting Alternative Materials



Adapted from Kavalieros – Intel - VLSI SC 2007

Challenges of TOXE scaling in Ge and SiGe




R. Chau, Intel, ESSDERC 2008

**At thin electrical oxide thickness (TOXE),
all industry/university data show degraded mobility**


**New oxide invention required to enable a Ge/SiGe channel for future
technology nodes**

Challenge of Lattice Mismatch Issues




III-V Device Layer




Silicon




Direct
Deposition



Dislocations




Stacking faults



Twin Defects


Adapted from Kavalieros – Intel - VLSI SC 2007

Challenges of Alternative N-Channel Materials




- Low E_g III-V materials (InAs, InSb, Ge) are subject to Ioff increases due to band-to-band tunneling (and the effect worsens with strain).



Challenges of Alternative N-Channel Materials



- Low E_g III-V materials (InAs, InSb, Ge) are subject to Ioff increases due to band-to-band tunneling (and the effect worsens with strain).
- Very high mobility materials (ex: InAs, InSb) have low density of states in the Γ -valley, resulting in reduced Ion.





Challenges of Alternative N-Channel Materials



- Low E_g III-V materials (InAs, InSb, Ge) are subject to Ioffe increases due to band-to-band tunneling (and the effect worsens with strain).
- Very high mobility materials (ex: InAs, InSb) have low density of states in the Γ -valley, resulting in reduced Ion.
- At high fields, the quantized energy levels in the Γ -valley rise faster than in the L and X valleys, and thus the current is largely carried in the lower mobility L and X-valleys.



Challenges of Alternative N-Channel Materials





- Low E_g III-V materials (InAs, InSb, Ge) are subject to Ioff increases due to band-to-band tunneling (and the effect worsens with strain).
- Very high mobility materials (ex: InAs, InSb) have low density of states in the Γ -valley, resulting in reduced Ion.
- At high fields, the quantized energy levels in the Γ -valley rise faster than in the L and X valleys, and thus the current is largely carried in the lower mobility L and X-valleys.
- Higher k materials (InAs, InSb) have increased subthreshold slope.

III-V Materials as Transistor Channels


SEM Micrograph



Energy Band Diagram





In_{0.7}Ga_{0.3}As QW stack is virtually defect-free



R. Chau, ESSDERC 2008
J. Kavalieros, VLSI SC, 2008

Success of III-V Materials as Transistor Channel ($V_{CC} = 0.5V$)



R. Chau, ESSDERC 2008

At a gate overdrive = 0.3V, III-V QWFET shows 55% intrinsic drive current gain over strained Si

At a drain voltage of 0.5V, III-V QWFET shows >20% I_{DSAT} gain over strained Si (despite thicker T_{OXE} and higher R_{SD})

AGENDA

- Scaling history
- Gate control
 - High-k metal-gate
 - Structural enhancements
- Resistance
- Capacitance
- Mobility
 - Strain
 - Orientation
 - Advanced channel materials
- **Summary**

Looking Forward Past 32nm

Low risk

Further enhancements in strain technology
Further enhancements in HiK-MG technology

Medium Risk

Optimized substrate and channel orientation
Reduction in MOS parasitic resistance
Reduction in MOS parasitic capacitance

High risk

UTB devices
MuGFETS
Advanced materials (Ge, III-V)
Nanowires

Questions???